

RV COLLEGE OF ENGINEERING[®] (Autonomous Institution Affiliated to VTU, Belagavi)

R.V. Vidyaniketan Post, Mysore Road Bengaluru – 560 059



Scheme and Syllabus of III & IV Semesters (Autonomous System of 2018 Scheme)

Master of Technology (M.Tech) in VLSI DESIGN & EMBEDDED SYSTEMS

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

Sl. No.	Abbreviation	Meaning
1.	VTU	Visvesvaraya Technological University
2.	BS	Basic Sciences
3.	CIE	Continuous Internal Evaluation
4.	SEE	Semester End Examination
5.	CE	Professional Core Elective
6.	GE	Global Elective
7.	HSS	Humanities and Social Sciences
8.	CV	Civil Engineering
9.	ME	Mechanical Engineering
10.	EE	Electrical & Electronics Engineering
11.	EC	Electronics & Communication Engineering
12.	IM	Industrial Engineering & Management
13.	EI	Electronics & Instrumentation Engineering
14.	CH	Chemical Engineering
15.	CS	Computer Science & Engineering
16.	TE	Telecommunication Engineering
17.	IS	Information Science & Engineering
18.	BT	Biotechnology
19.	AS	Aerospace Engineering
20.	PHY	Physics
21.	CHY	Chemistry
22.	MAT	Mathematics
23.	MCS	Communication Systems
24.	MVE	VLSI Design & Embedded Systems

		INDEX	
		III Semester	
Sl. No.	Course Code	Course Title	Page No.
1.	18MVE31	Synthesis & Optimization of Digital Circuits	
2.	18MVE3EX	Elective -E	
3.	18MVE33	Internship	
4.	18MVE34	Dissertation Phase I	
		GROUP E: CORE ELECTIVES	
1.	18MVE3E1	Radio Frequency IC Design	
2.	18MVE3E2	ARM Programming and Optimization	
3.	18MVE3E3	Static Timing Analysis	

		IV Semester	
Sl. No.	Course Code	Course Title	Page No.
1.	18MCS41	Dissertation Phase II	
2.	18MCS42	Technical Seminar	

RV COLLEGE OF ENGINEERING[®] (Autonomous Institution Affiliated to VTU, Belagavi) DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING M.Tech in VLSI DESIGN & EMBEDDED SYSTEMS

		THIRD SEMEST	TER CREI	DIT SCHE	ME		
SI.					Credit A	llocation	
No.	Course Code	Course Title	BoS	L	Т	Р	Total Credits
	18MVE31	Synthesis &	EC				
1		Optimization of					
		Digital Circuits		4	1	0	5
2	18MVE3EX	Elective -E	EC	4	0	0	4
3	18MVE33	Internship	EC	0	0	5	5
4	18MVE34	Dissertation Phase I	EC	0	0	5	5
	Total r	number of Credits		8	1	10	19
	Total Nun	nber of Hours / Week		8	2	20	30

		FOURTH SEMES	TER CRE	DIT SCH	IEME		
SI.					Credit A	llocation	
No.	Course Code	Course Title	BoS	L	Т	Р	Total Credits
1	18MVE41	Dissertation Phase II	EC	0	0	20	20
2	18MVE42	Technical Seminar	EC	0	0	2	2
	Total r	number of Credits		0	0	22	22
	Total Nun	nber of Hours / Week				22	22

		III Semester
		GROUP E: CORE ELECTIVES
Sl. No.	Course Code	Course Title
1.	18MVE3E1	Radio Frequency IC Design
2.	18MVE3E2	ARM Programming and Optimization
3.	18MVE3E3	Static Timing Analysis

				Semester: III			
	SYN	IT	HESIS AND OPTI	MIZATION OF D	IGITAL CIRCUIT	ſS	
				(Theory)			
Course	e Code	:	18MVE31		CIE	:	100 Marks
	s: L:T:P	:	4:1:0		SEE	:	100 Marks
Total l	Hours	:	50L+26T		SEE Duration	:	03 Hours
			l	J nit-I			10 Hrs
Introd	luction: Micr	oel	ectronics, semicond	uctor technologies a	nd circuit taxonomy	/, M	icroelectronic
design	styles, comp	ute	r aided synthesis an	d optimization.			
				rected graphs, com			
				hms for linear and i	integer programs, g	raph	optimization
problem	ms and algori	ithn	ns, Boolean algebra				r
				nit — II			10 Hrs
				uling problems, Sch			
		, So	cheduling algorithm	s for extended seque	encing models, Sche	edul	ing Pipe lined
circuits							
				ng Languages, dist			
				HDLs used in synth			
networ	ks, state diag	ran		uencing graphs, con	npilation and optimi	zati	
True I	and Cambin			nit –III zatione Logio ontin	insting minsinlag		10 Hrs
				zation: Logic optimi nimization, symbolic			
	0	0	of Boolean relation			ence	ang
propert	ty, mmmzai	1011		nit –IV			10 Hrs
Multir	le Level Co	mh		tions: Models and t	ransformations for a	om	
			-	stable network, algo			
	•		d system for logic o	÷.	fittinin for delay eval	uuu	on und
optimi		abe		nit –V			10 Hrs
Sequer	ntial Circuit	Or		tial circuit optimiza	tion using state base	ed m	
			nization using netwo		8		
sequen		otin		JIK IIIOUCIS.			
	idrary dinu				gorithms for library		ding, specific
Cell L		ing	: Problem formulat	ion and analysis, alg		bin	
Cell Li probler		ing ithn	: Problem formulat			bin	
Cell La probler based 1	ms and algori library bindin	ing ithn 1g.	: Problem formulat as for library bindin	ion and analysis, alg	As and Anti fuse ba	bin	
Cell La problem based 1	ms and algori library bindin e Outcomes:	ing ithn ig. Af	: Problem formulat ns for library bindin ter completing the	ion and analysis, alg g (lookup table FPC	As and Anti fuse batter to the second	bin ased	FPGAs), rule
Cell Li probler based 1 Course	ms and algori library bindin e Outcomes:	ing ithn ig. Af	Problem formulat rest for library bindin ter completing the d apply the various	ion and analysis, alg g (lookup table FPC course, the studen	As and Anti fuse batter to the second	bin ased	FPGAs), rule
Cell Li probler based 1 Course	ms and algori library bindin e Outcomes: Understand different di	ing ithn ig. Af an gita	Problem formulat rest for library bindin ter completing the d apply the various l circuit.	ion and analysis, alg g (lookup table FPC course, the studen	As and Anti fuse band anti fuse band anti fuse band and the second state of the synthesis and the synt	bin ased	FPGAs), rule
Cell La problem based 1 Course CO1:	ms and algori library bindin e Outcomes: Understand different di Analyze the	ing ithn g. Af an gita e pe	Problem formulat rest for library bindin ter completing the d apply the various l circuit.	ion and analysis, algoing (lookup table FPC course, the studen algorithms and gra- lard algorithm used	As and Anti fuse band anti fuse band anti fuse band and the second state of the synthesis and the synt	bin ased	FPGAs), rule
Cell La problem based 1 Course CO1:	ms and algori library bindin e Outcomes: Understand different di Analyze the level, multi	ing ithn g. Af and gita e pe ple	Problem formulat rest for library bindin ter completing the d apply the various l circuit. reformance of stand level and sequentia	ion and analysis, algoing (lookup table FPC course, the studen algorithms and gra- lard algorithm used	As and Anti fuse ba ts will be able to phs to synthesis ar for synthesis and op	bin ased ad op	FPGAs), rule ptimization of ization of two

Refere	ence Books
1	Giovanni De Micheli, "Synthesis and Optimization of Digital Circuits", Tata McGraw-Hill,
1	2003.
2	SrinivasDevadas, AbhijitGhosh, and Kurt Keutzer, "Logic Synthesis", McGraw-Hill, USA,
4	1994.
2	NeilWeste and K. Eshragian, "Principles of CMOS VLSI Design: A System Perspective",
3	2nd edition, Pearson Education (Asia) Pte.Ltd., 2000.

Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of quizzes (Q), tests (T) and assignments. A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. The three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) solving innovative problems 2) seminar/new developments in the related course 3) Laboratory/field work 4) mini project. **Total CIE is 20+50+30=100 Marks.**

Semester End Evaluation (SEE): Total marks: 100

Scheme of Semester End Examination (SEE) for 100 marks:

The question paper will have FIVE questions with internal choice from each unit. Each question will carry 20 marks. Student will have to answer one full question from each unit.

Credits: L:T:P Total Hours Basic concepts in RI distortion, gain comp stages – level diagra	re .m	18MVE3E1 4:0:0 52L Un design - Nonlinearity	EQUENCY IC DE (Theory) itt-I	CIE SEE SEE Duration	:	100 Marks 100 Marks
Credits: L:T:P Total Hours Basic concepts in RI distortion, gain comp stages – level diagra	F or the second	4:0:0 52L Un design - Nonlinearity		SEE	:	
Credits: L:T:P Total Hours Basic concepts in RI distortion, gain comp stages – level diagra	F or the second	4:0:0 52L Un design - Nonlinearity	nit-I	SEE	:	
Total Hours Basic concepts in Rl distortion, gain comp stages – level diagra	F o re	52L Un design - Nonlinearity	nit-I			100 Marks
Basic concepts in R distortion, gain comp stages – level diagra	F o re .m	Un design - Nonlinearity	nit-I	SEE Duration	•	
distortion, gain comp stages – level diagra	re .m	lesign - Nonlinearity	nit-I		•	03 Hours
distortion, gain comp stages – level diagra	re .m					10 Hrs
circuits, Sensitivity a	nd		, cross modulation	, intermodulation, ca	sca	ded nonlinear
·		Uni	t – II			10 Hrs
RF Systems Design			•	1 01		•
homodyne and homo	-			0	tley	architecture,
Transmitter architect	ure			smitters.		
RF Circuits Design			t –III			11 Hrs
Low noise Amplifie Variants of common Mixer - Mixer fundar example –square law and passive) - workir	so me m	urce only, design exa entals, Performance p ixers, multiplier base	amples. parameters, Nonlin ed mixers – Single	ear systems as linear balanced and double	mi	xers, two port
	8		$\frac{1}{t-IV}$	s only).		11 Hrs
Oscillator - Performa	an			ort view of oscillator	rs. (
oscillator, VCO chara						
Phase Locked Loop						
response, Design me						
Pump design techniq	ue	s: charge-injection, c	lock feed-through.			-
		Uni	it –V			10 Hrs
Frequency Synthesi	ze	rs: General consider	rations, Basic Inte	ger N synthesizer, s	ettl	ing behavior,
spur reduction techn						
modulus divider, div				IL latch, true single	ph	ase clocking.
Fractional N synthesi	ze	ers- basic concepts on	ıly.			
Course Outcomes: A				ts will be able to		

CO1: Apply the knowledge of RF circuits & systems in IC design

CO2: Analyze CMOS circuits and its impact on Radio frequency IC design.

CO3: Design and implement RF transceiver chain with specification.

CO4: Evaluate the different performance parameters used in RF design using CAD tools.

Refere	ence Books
1	RF Microelectronics, Behzad Razavi, 2nd Edition Pearson Education, 2012
2	"Radio Frequency Integrated Circuits Design", John Rogers ,Calvin Plett, Artech House, 2003
3	The Design of CMOS Radio Frequency Integrated Circuits", Thomas H Lee, "2 nd Edition, Cambridge University Press, 2004
4	"VLSI for Wireless Communications", Bosco Leung, Pearson Education, 2004

Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of quizzes (Q), tests (T) and assignments. A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. The three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) solving innovative problems 2) seminar/new developments in the related course 3) Laboratory/field work 4) mini project. **Total CIE is 20+50+30=100 Marks.**

Semester End Evaluation (SEE): Total marks: 100

Scheme of Semester End Examination (SEE) for 100 marks:

The question paper will have FIVE questions with internal choice from each unit. Each question will carry 20 marks. Student will have to answer one full question from each unit.

		S	emester: III			
	ARM P	ROGRAMN	/ING AND	OPTIMIZATION		
			(Theory)			
Course Code	: 18MVI	E3E2		CIE	:	100 Mark
Credits: L:T:P	: 4:0:0			SEE	:	100 Mark
Total Hours	: 50L			SEE Duration	n :	03 Hours
	1 1	Un	it-I	L.		10 Hı
Introduction, Data	Path Archite			Exceptions		
Programming in			, ,	I		
0 0			on, basic C d	lata types, C loopin	g struc	tures, regist
				angement, bit fields,		
		•		line assembly, portal	•	
	ii, nouting po		t – II	inite asseriery, porta	511119 151	10 H
Writing and Opt	imizing ADN					10 11
				nstruction scheduling	a rogio	tor allocatio
	tion, looping	constructs, D	n manipulati	on, efficient switches	s. nanu	ing unangne
data.		T I •4				10 11
			–III			10 Hi
Digital Signal Pro	0					0.014
Representing a dig	gital signal, Ir	itroduction to	DSP on the	ARM, FIR filters: Re	ealizatic	on of filters of
ARM7 and Corte	x M3, IIR Fil	ters: Realiza	tion of filters	s on ARM7 and Cor	tex M3,	CMSIS DS
Library.						
Libiary.						
Liorary.		Unit	z –IV			10 Hı
•	vare and Boot		z –IV			10 Hi
Firmware :Firmw		loader		ents, Simple Operatin	g Syste	•
Firmware :Firmw		loader s:Fundamer		ents, Simple Operatin	g Syste	•
Firmware :Firmw Embedded Opera	ating System	loader s:Fundamer	ntal Compone	ents, Simple Operatin	g Syste	m.
Firmware :Firmw Embedded Opera Memory Protecti	ating System on Unit	loader s : Fundamer Uni	ntal Compone t –V			m. 10 H u
Firmware :Firmw Embedded Opera Memory Protecti Over view of the 1	ating System on Unit MPU's, MPU	loader s : Fundamer Uni registers, set	tal Compone t - V ting up the M	IPU, Memory barrier	and me	m. 10 H u emory
Firmware :Firmw Embedded Opera Memory Protecti Over view of the 1	ating System on Unit MPU's, MPU	loader s : Fundamer Uni registers, set	tal Compone t - V ting up the M		and me	m. 10 H u emory
Firmware :Firmw Embedded Opera Memory Protecti Over view of the I configuration, Usi	ating System on Unit MPU's, MPU ng sub-regior	loader s : Fundamer Uni registers, set i disable, Cor	tal Compone t - V ting up the M nsideration w	IPU, Memory barrier hen using MPU, Oth	and me er usage	m. 10 H u emory
Firmware :Firmw Embedded Opera Memory Protecti Over view of the I configuration, Usi Course Outcome	ating System on Unit MPU's, MPU ng sub-regior s: After com	loader s : Fundamer Uni registers, set a disable, Cor pleting the co	tal Compone t - V ting up the Masideration w ourse, the sta	IPU, Memory barrier hen using MPU, Oth udents will be able t	and me er usage 0	m. 10 H u emory es of MPU.
Firmware :Firmw Embedded Oper: Memory Protecti Over view of the I configuration, Usi Course Outcome CO1: Describe	on Unit MPU's, MPU ng sub-regior s: After com the progran	loader s : Fundamer Uni registers, set a disable, Cor pleting the conmer's mode	tal Compone t –V ting up the M nsideration w ourse, the stu- l of ARM p	IPU, Memory barrier hen using MPU, Oth	and me er usage 0	m. 10 H u emory es of MPU.
Firmware :Firmw Embedded Oper: Memory Protecti Over view of the I configuration, Usi Course Outcome CO1: Describe architectu	on Unit MPU's, MPU ng sub-regior s: After com the program re to realize c	loader s : Fundamer Uni registers, set a disable, Cor pleting the con mer's mode omplex opera	tal Compone t –V ting up the M nsideration w ourse, the stu- el of ARM p ations.	IPU, Memory barrier hen using MPU, Oth udents will be able t processor and analys	and me er usage o se the i	m. 10 H emory es of MPU. nstruction s
Firmware :Firmw Embedded Opera Memory Protecti Over view of the I configuration, Usi Course Outcome CO1: Describe architectu CO2: Apply the	on Unit MPU's, MPU ng sub-regior s: After com the program re to realize c e optimizatio	loader s : Fundamen Uni registers, set a disable, Cor pleting the con- mer's mode omplex opera n methods a	tial Component t - V ting up the Masideration w ourse, the state ourse, the state of ARM pations. vailable for	IPU, Memory barrier hen using MPU, Oth udents will be able t processor and analys ARM architectures	and me er usage o se the i to desi	m. 10 H emory es of MPU. nstruction s
Firmware :Firmw Embedded Opera Memory Protecti Over view of the I configuration, Usi Course Outcome CO1: Describe architectu CO2: Apply the software t	ating Systems on Unit MPU's, MPU ng sub-region s: After com the program re to realize c e optimizatio o meet given	loader s : Fundamer Uni registers, set a disable, Cor pleting the con mer's mode omplex opera n methods a constraints w	ting up the M ting up the M nsideration w ourse, the str ourse, th	IPU, Memory barrier hen using MPU, Oth udents will be able t processor and analys ARM architectures of modern engineerin	and me er usage o se the i to desi g tools.	m. 10 H emory es of MPU. nstruction s gn embedde
Firmware :Firmw Embedded Oper: Memory Protecti Over view of the I configuration, Usi Course Outcome CO1: Describe architectu CO2: Apply the software te	on Unit MPU's, MPU ng sub-region s: After com the program re to realize c e optimizatio o meet given al time signal	loader s : Fundamer Uni registers, set a disable, Cor pleting the constraints we omplex operation n methods and constraints we processing approximately a set of the se	ting up the M ting up the M nsideration w ourse, the stu- el of ARM p ations. vailable for vith the help opplications &	IPU, Memory barrier hen using MPU, Oth udents will be able t processor and analys ARM architectures of modern engineerin primitive OS operati	and me er usage o se the i to desi g tools.	m. 10 H emory es of MPU. nstruction s gn embedde
Firmware :Firmw Embedded Oper: Memory Protecti Over view of the I configuration, Usi Course Outcome CO1: Describe architectu CO2: Apply the software te	ating Systems on Unit MPU's, MPU ng sub-region s: After com the program re to realize c e optimizatio o meet given	loader s : Fundamer Uni registers, set a disable, Cor pleting the constraints we omplex operation n methods and constraints we processing approximately a set of the se	ting up the M ting up the M nsideration w ourse, the stu- el of ARM p ations. vailable for vith the help opplications &	IPU, Memory barrier hen using MPU, Oth udents will be able t processor and analys ARM architectures of modern engineerin primitive OS operati	and me er usage o se the i to desi g tools.	m. 10 H emory es of MPU. nstruction s gn embedde
Firmware :Firmw Embedded Oper: Memory Protecti Over view of the I configuration, Usi Course Outcome CO1: Describe architectu CO2: Apply the software te architectu	on Unit MPU's, MPU ng sub-regior s: After com the program re to realize c e optimizatio o meet given al time signal res by making	loader s : Fundamer Uni registers, set a disable, Cor pleting the con mer's mode omplex opera n methods a constraints w processing aj g use of softw	ting up the M ting up the M nsideration w ourse, the state of ARM p ations. vailable for vith the help of pplications & vare libraries.	IPU, Memory barrier hen using MPU, Oth udents will be able t processor and analys ARM architectures of modern engineerin primitive OS operati	and me er usage o se the i to desi g tools. ons on c	m. 10 H mory es of MPU. nstruction s gn embedde
Firmware :Firmw Embedded Opera Memory Protecti Over view of the I configuration, Usi Course Outcome CO1: Describe architectu CO2: Apply the software t CO3: Realize re architectu CO4: Engage i	on Unit MPU's, MPU ng sub-region s: After comp the program re to realize c e optimizatio o meet given al time signal res by making n self-study	loader s : Fundamer Uni registers, set a disable, Cor pleting the con- mer's mode omplex opera n methods a constraints w processing alg g use of softw to formulat	ting up the Massideration w ourse, the str tions.	IPU, Memory barrier hen using MPU, Oth udents will be able t processor and analys ARM architectures of modern engineerin primitive OS operati	and me er usage o se the i to desi g tools. ons on c and de	m. 10 H mory es of MPU. nstruction s gn embedde
Firmware :Firmw Embedded Opera Memory Protecti Over view of the I configuration, Usi Course Outcome CO1: Describe architectu CO2: Apply the software t CO3: Realize re architectu CO4: Engage i	on Unit MPU's, MPU ng sub-region s: After comp the program re to realize c e optimizatio o meet given al time signal res by making n self-study	loader s : Fundamer Uni registers, set a disable, Cor pleting the con- mer's mode omplex opera n methods a constraints w processing alg g use of softw to formulat	ting up the Massideration w ourse, the str tions.	IPU, Memory barrier hen using MPU, Oth udents will be able t processor and analys ARM architectures of modern engineerin primitive OS operati	and me er usage o se the i to desi g tools. ons on c and de	m. 10 H mory es of MPU. nstruction s gn embedde
Firmware :Firmw Embedded Opera Memory Protecti Over view of the I configuration, Usi Course Outcome CO1: Describe architectu CO2: Apply the software t CO3: Realize re architectu CO4: Engage i applicatio	on Unit MPU's, MPU ng sub-region s: After comp the program re to realize c e optimizatio o meet given al time signal res by making n self-study	loader s : Fundamer Uni registers, set a disable, Cor pleting the con- mer's mode omplex opera n methods a constraints w processing alg g use of softw to formulat	ting up the Massideration w ourse, the str tions.	IPU, Memory barrier hen using MPU, Oth udents will be able t processor and analys ARM architectures of modern engineerin primitive OS operati	and me er usage o se the i to desi g tools. ons on c and de	m. 10 H mory es of MPU. nstruction s gn embedde
Firmware :Firmw Embedded Oper: Memory Protecti Over view of the I configuration, Usi Course Outcome CO1: Describe architectu CO2: Apply the software t CO3: Realize re architectu CO4: Engage i applicatio	ating Systems on Unit MPU's, MPU ng sub-regior s: After comp the program re to realize c e optimizatio o meet given al time signal res by making n self-study n realized on	loader s: Fundamer Uni registers, set a disable, Cor pleting the constraints we processing ag g use of softwe to formulat ARM develo	ting up the M ting up the M nsideration w ourse, the standard el of ARM p ations. vailable for vith the help of pplications & vare libraries. e, design, in pment board	IPU, Memory barrier hen using MPU, Oth udents will be able t processor and analys ARM architectures of modern engineerin primitive OS operati mplement, analyze s through assignment	and me er usage 0 se the i to desi g tools. ons on c and de s.	m. 10 H emory es of MPU. nstruction s gn embedde lifferent AR emonstrate a
Firmware :Firmw Embedded Opera Memory Protecti Over view of the I configuration, Usi Course Outcome CO1: Describe architectu CO2: Apply the software t CO3: Realize re architectu CO4: Engage i applicatio	ating Systems on Unit MPU's, MPU ng sub-regior s: After comp the program re to realize c e optimizatio o meet given al time signal res by making n self-study n realized on	loader s: Fundamer Uni registers, set a disable, Cor pleting the constraints we processing ag g use of softwe to formulat ARM develo	ting up the M ting up the M nsideration w ourse, the standard el of ARM p ations. vailable for vith the help of pplications & vare libraries. e, design, in pment board	IPU, Memory barrier hen using MPU, Oth udents will be able t processor and analys ARM architectures of modern engineerin primitive OS operati	and me er usage 0 se the i to desi g tools. ons on c and de s.	m. 10 H emory es of MPU. nstruction s gn embedde lifferent AR emonstrate a
Firmware :Firmw Embedded Opers Memory Protecti Over view of the I configuration, Usi Course Outcome CO1: Describe architectu CO2: Apply the software t CO3: Realize re architectu CO4: Engage i applicatio	ating Systems on Unit MPU's, MPU ng sub-regior s: After comp the program re to realize c e optimizatio o meet given al time signal res by making n self-study n realized on	loader s : Fundamer Uni registers, set a disable, Cor pleting the con- mer's mode omplex opera n methods a constraints w processing aj g use of softw to formulat ARM develo	ting up the Masideration w sideration w ourse, the street ourse, t	IPU, Memory barrier hen using MPU, Oth udents will be able t processor and analys ARM architectures of modern engineerin primitive OS operati mplement, analyze s through assignment	and me er usage 0 se the i to desi g tools. ons on c and de s.	m. 10 H emory es of MPU. nstruction s gn embedde lifferent AR emonstrate a

	2	The definitive Guide to the ARM Cortex- M3 & M4 Processors ,Joseph Yiu, 3 rd Edition, Newnes (Elsevier), 2014, ISBN: 978-93-5107-175-4
	3	ARM System on Chip Architecture, Steve Furber, Pearson Education Limited,2 nd Edition, ISBN-13:9780201675191
ſ	4	Technical reference manual for ARM processor cores, including Cortex M series, ARM 11, ARM 9 & ARM 7 processor families.
	5	User guides and reference manuals for ARM software development and modeling tools.

Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of quizzes (Q), tests (T) and assignments. A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. The three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) solving innovative problems 2) seminar/new developments in the related course 3) Laboratory/field work 4) mini project. **Total CIE is 20+50+30=100 Marks.**

Semester End Evaluation (SEE): Total marks: 100

Scheme of Semester End Examination (SEE) for 100 marks:

The question paper will have FIVE questions with internal choice from each unit. Each question will carry 20 marks. Student will have to answer one full question from each unit.

			Semester: III						
		STATI	C TIMING ANALYSI	S					
			(Theory)						
Course Code	:	18MVE3E3	(CIE	:	10	0 Marks		
Credits: L:T:P	:	4:0:0	S	EE	:	10	0 Marks		
Total Hours	:	52L		EE Duration	:	03	Hours		
			Unit-I				11 Hrs		
		of timing concepts	- Propagation delay, slev	w, timing arcs, m	in ar	nd m	ax timing		
paths, clock doma							a		
• •	or I	Digital Designing:	Types of Delays in Di	gital Circuits, D	offer	ent	Cause for		
Delay Timing nonemate		f digital aircrita.	Fimina Donomatana fan (Sombinational La		Coto	Timina		
<u> </u>		0	Fiming Parameters for C ept of Delay Path in a D		-		s, mining		
			ups, modeling of externa				s refining		
		oint-to-point specifi		ar attributes, virte	iui ci	oen	, renning		
	<u> </u>	· · ·	J nit – II				10 Hrs		
Resources for Sta	atic '	Timing Analysis	Flow: Libraries, Netlis	t, Parasitics for I	Delay	y Ca			
			ic Extraction Formats, 1				ay model.		
	-		clock skew-scheduling	Ų	-				
			partitioning for independ						
	ng	Validation: Introd	uction, sources of post-	silicon timing fa	ailure	e, po	ost-silicon		
tuning							10 11		
Concernation of No.			Unit –III		(7	10 Hrs		
			tic timing Analysis: Co						
		• •	rosstalk Delta Delay, N						
.			on Nanometre Design:	Cause for Cross	talk	on I	ntegrated		
Circuits, Crosstalk	Pre	Circuits, Crosstalk Prevention Methods							
Constraints for STA: Clock Constraints, Other Timing Constraints, 5.2.2 External Delays of DUA,									
		Clock Constraint	s, Other Timing Constra			•			
Timing Exception		Clock Constraint				•	s of DUA,		
		Uock Constraint Aulticycle Path, Fa	s, Other Timing Constra lse Path, Clock Groupir			•	s of DUA, e Timing,		
Timing Exception Path with Derate	s: N	L Clock Constraint Aulticycle Path, Fa	s, Other Timing Constra lse Path, Clock Groupir U nit –V	ng, Case Analysis	s, Di	sabl	s of DUA, e Timing, 11 Hrs		
Timing Exception Path with Derate Timing Violation	s: N	Clock Constraint Aulticycle Path, Fa	s, Other Timing Constra lse Path, Clock Groupir U nit –V lack, Critical Path of Tir	ng, Case Analysis	s, Di up V	sabl	of DUA, e Timing, 11 Hrs ion, Hold		
Timing Exception Path with Derate Timing Violation Violation, Multic	s: N s an ycle	U Clock Constraint Aulticycle Path, Fa d Verification: S Path, Half Cycle	s, Other Timing Constra lse Path, Clock Groupir U nit –V lack, Critical Path of Tir Path, Timing Checks	ng, Case Analysis ning Report, Sett for Asynchrono	s, Di up V ous 7	sable iolat Fimir	s of DUA, e Timing, 11 Hrs ion, Hold ng Paths,		
Timing Exception Path with Derate Timing Violation Violation, Multicy Recovery and Rem	s: M s and ycle nova	Clock Constraint Aulticycle Path, Fa d Verification: S Path, Half Cycle al Violation Check,	s, Other Timing Constra lse Path, Clock Groupir U nit –V lack, Critical Path of Tir Path, Timing Checks Input/Output Timing P	ng, Case Analysis ning Report, Setu for Asynchrono ath Checks ,DRC	s, Di up V ous 7 C Vic	sable iolat Fimitolatic	s of DUA, e Timing, 11 Hrs ion, Hold ng Paths, on Check,		
Timing Exception Path with Derate Timing Violation Violation, Multic Recovery and Ren Multi Speed Clock	s: M s an ycle nova	Clock Constraint Aulticycle Path, Fa d Verification: S Path, Half Cycle al Violation Check, omain, Crosstalk C	s, Other Timing Constra lse Path, Clock Groupir Unit –V lack, Critical Path of Tin Path, Timing Checks Input/Output Timing P hecks, Techniques to Fi	ning Report, Setu for Asynchrono ath Checks ,DRC x Timing Violati	s, Di up V ous 7 C Vic	sable iolat Fimitolatic	s of DUA, e Timing, 11 Hrs ion, Hold ng Paths, on Check,		
Timing Exception Path with Derate Timing Violation Violation, Multicy Recovery and Ren Multi Speed Clock	s: M s an ycle nova	Clock Constraint Aulticycle Path, Fa d Verification: S Path, Half Cycle al Violation Check, omain, Crosstalk C	s, Other Timing Constra lse Path, Clock Groupir U nit –V lack, Critical Path of Tir Path, Timing Checks Input/Output Timing P	ning Report, Setu for Asynchrono ath Checks ,DRC x Timing Violati	s, Di up V ous 7 C Vic	sable iolat Fimitolatic	s of DUA, e Timing, 11 Hrs ion, Hold ng Paths, on Check,		
Timing Exception Path with Derate Timing Violation Violation, Multicy Recovery and Ren Multi Speed Clock Fix Setup Violatio	s: N s and ycle nova c Do ons, T	Clock Constraint Aulticycle Path, Fa d Verification: S Path, Half Cycle al Violation Check, omain, Crosstalk C Fechniques to Fix	s, Other Timing Constra lse Path, Clock Groupir Unit –V lack, Critical Path of Tir Path, Timing Checks Input/Output Timing P hecks, Techniques to Fi Hold Violations, Time b	ning Report, Setu for Asynchrono ath Checks ,DRC x Timing Violati orrowing.	s, Di up V ous 7 C Vic	sable iolat Fimitolatic	s of DUA, e Timing, 11 Hrs ion, Hold ng Paths, on Check,		
Timing Exception Path with Derate Timing Violation Violation, Multic Recovery and Ren Multi Speed Clock Fix Setup Violatio Course Outcome	s: N s and ycle nova c Do ons, T s: Al	Clock Constraint Aulticycle Path, Fa d Verification: S Path, Half Cycle al Violation Check, omain, Crosstalk C Fechniques to Fix 1 fter completing th	s, Other Timing Constra lse Path, Clock Groupir Unit –V lack, Critical Path of Tin Path, Timing Checks Input/Output Timing P hecks, Techniques to Fi Hold Violations, Time b	ning Report, Setu for Asynchrono ath Checks ,DRC x Timing Violati orrowing. will be able to	s, Di up V ous T C Vic ion: '	sable iolat Fimi olatio Tech	s of DUA, e Timing, 11 Hrs ion, Hold ng Paths, on Check, aniques to		
Timing Exception Path with Derate Timing Violation Violation, Multic Recovery and Ren Multi Speed Clock Fix Setup Violation Course Outcomes CO1: Ability to	s: N s and ycle nova c Do ons, 7 s: Af	Clock Constraint Aulticycle Path, Fa d Verification: S Path, Half Cycle al Violation Check, omain, Crosstalk C Techniques to Fix 1 fter completing th ly the learnt basic	s, Other Timing Constra lse Path, Clock Groupir Unit –V lack, Critical Path of Tin Path, Timing Checks Input/Output Timing P hecks, Techniques to Fi Hold Violations, Time b e course, the students concepts of STA to eva	ning Report, Setu for Asynchrono ath Checks ,DRC x Timing Violati orrowing. will be able to aluate the delay	s, Di up V ous T C Vic ion: '	sable iolati Fimir olatio Tech	s of DUA, e Timing, 11 Hrs ion, Hold ng Paths, on Check, miques to		
Timing Exception Path with Derate Timing Violation Violation, Multicy Recovery and Ren Multi Speed Clock Fix Setup Violation Course Outcomes CO1: Ability to analyse th	s: N s and ycle nova & Do ons, T s: Af app e ge	Clock Constraint Aulticycle Path, Fa d Verification: S Path, Half Cycle al Violation Check, omain, Crosstalk C Fechniques to Fix 1 fter completing the lay the learnt basic enerated report to i	s, Other Timing Constra lse Path, Clock Groupir Unit –V lack, Critical Path of Tir Path, Timing Checks Input/Output Timing P hecks, Techniques to Fi Hold Violations, Time b te course, the students concepts of STA to eva dentify critical issues an	ning Report, Setu for Asynchrono ath Checks ,DRC x Timing Violati orrowing. will be able to aluate the delay ad bottleneck for	s, Di up V ous T C Vic ion: '	sable iolati Fimir olatio Tech	s of DUA, e Timing, 11 Hrs ion, Hold ng Paths, on Check, miques to		
Timing Exception Path with Derate Timing Violation Violation, Multicy Recovery and Ren Multi Speed Clock Fix Setup Violation Course Outcomes CO1: Ability to analyse th suggest th	s: M s an ycle nova c Do ns, T s: Af app e ge e tecc	Clock Constraint Aulticycle Path, Fa d Verification: S Path, Half Cycle d Violation Check, omain, Crosstalk C Fechniques to Fix 1 fter completing the ly the learnt basic enerated report to i chniques to make t	s, Other Timing Constra lse Path, Clock Groupir Unit –V lack, Critical Path of Tir Path, Timing Checks Input/Output Timing P hecks, Techniques to Fi Hold Violations, Time b e course, the students concepts of STA to eva dentify critical issues an he design to meet timing	ning Report, Sett for Asynchrono ath Checks ,DRC x Timing Violati orrowing. will be able to aluate the delay and bottleneck for g.	s, Di up V ous T C Vic ion: ' of th r the	sable iolat Fimi blatic Tech e cin viol	s of DUA, e Timing, ion, Hold ng Paths, on Check, aniques to recuits and ation and		
Timing Exception Path with Derate Timing Violation Violation, Multicy Recovery and Ren Multi Speed Clock Fix Setup Violation Course Outcomes CO1: Ability to analyse th suggest th CO2: Ability to	s: M s an ycle nova c Do ns, T s: Af app e ge e tec writ	Clock Constraint Aulticycle Path, Fa d Verification: S Path, Half Cycle al Violation Check, omain, Crosstalk C Techniques to Fix 1 fter completing th ly the learnt basic enerated report to i chniques to make ti te their own constr	s, Other Timing Constra lse Path, Clock Groupir Unit –V lack, Critical Path of Tir Path, Timing Checks Input/Output Timing P hecks, Techniques to Fi Hold Violations, Time b te course, the students concepts of STA to eva dentify critical issues an	ning Report, Setu for Asynchrono ath Checks ,DRC x Timing Violati orrowing. will be able to aluate the delay aduate the delay and bottleneck for g.	s, Di up V ous T C Vic ion: ' of th r the	sable iolat Fimi blatic Tech e cin viol	s of DUA, e Timing, ion, Hold ng Paths, on Check, aniques to recuits and ation and		
Timing Exception Path with Derate Timing Violation Violation, Multicy Recovery and Ren Multi Speed Clock Fix Setup Violation Fix Setup Violation Course Outcomes CO1: Ability to analyse th suggest th CO2: Ability to design and	s: M s and ycle nova c Do ns, T s: Al app e ge e tec writ d its	Clock Constraint Aulticycle Path, Fa d Verification: S Path, Half Cycle al Violation Check, omain, Crosstalk C Techniques to Fix 1 fter completing the ly the learnt basic enerated report to i chniques to make t te their own constr specification to un	s, Other Timing Constra lse Path, Clock Groupir Unit –V lack, Critical Path of Tin Path, Timing Checks Input/Output Timing P hecks, Techniques to Fi Hold Violations, Time b te course, the students concepts of STA to eva dentify critical issues an he design to meet timing aint file and create the o	ning Report, Setu for Asynchrono ath Checks ,DRC x Timing Violati orrowing. will be able to aluate the delay ad bottleneck for g. environment requ the EDA tool.	s, Di up V ous T C Vic ion: ' of th r the	sable iolat Fimi blatic Tech e cin viol	s of DUA, e Timing, ion, Hold ng Paths, on Check, aniques to recuits and ation and		
Timing Exception Path with Derate Timing Violation Violation, Multicy Recovery and Ren Multi Speed Clock Fix Setup Violation Fix Setup Violation Course Outcomes Col: Ability to analyse th suggest th CO2: Ability to design and CO3: Ability to	s: M s and ycle nova c Do ns, T app e ge e e tec writ 1 its set c undo	Clock Constraint Aulticycle Path, Fa d Verification: S Path, Half Cycle al Violation Check, omain, Crosstalk C Fechniques to Fix 1 fter completing the ly the learnt basic enerated report to in chniques to make the te their own constraints, Valida erstand the journal	s, Other Timing Constra lse Path, Clock Groupir Unit –V lack, Critical Path of Tin Path, Timing Checks Input/Output Timing P hecks, Techniques to Fi Hold Violations, Time b e course, the students concepts of STA to eva dentify critical issues an he design to meet timing aint file and create the of dergo for analysis using	ning Report, Setu for Asynchrono ath Checks ,DRC x Timing Violati orrowing. will be able to aluate the delay ad bottleneck for g. environment requ the EDA tool. e the reports to Timing analy	up V up V C Vicion: ' of th r the uired	sable iiolati Fimi blatio Tech e cin viol	s of DUA, e Timing, 11 Hrs ion, Hold ng Paths, on Check, miques to recuits and ation and the given		

Refere	Reference Books										
1	"Static Timing Analysis for Nanometer Designs: A Practical Approach", J. Bhasker, R. Chadha, Springer, 2009, ISBN: 978-0-387-93819-6, 978-0-387-93820-2(e-book).										
2	"Static Timing Analysis for VLSI circuits", R.Jayagowri, Pushpendra S. Yadav, MEDTECH, A Division of Scientific International, 2018.										
3	"Timing Analysis and Optimization of Sequential Circuits," Naresh Maheshwari and Sachin S. Sapatnekar, Springer Science + Business Media, LLC, Library of Congress Cataloging- in-Publication Data, 1999, ISBN:978-1-4613-7579-1, 978-1-4615-5637-4 (eBook).										
4	"Constraining Designs for Synthesis and Timing Analysis - A Practical Guide to Synopsys Design Constraints (SDC)," Sridhar Gangadharan and Sanjay Churiwala, Springer Science + Business Media, LLC, Library of Congress Cataloging-in-Publication Data, 2013, ISBN:978-1-4614-3268-5, 978-1-4614-3269-2 (eBook).										
5	"Digital Timing Macro modeling for VLSI Verification," Jeong T.K, David O, Springer Science + Business Media, LLC, Library of Congress Cataloging-in-Publication Data, 1995, ISBN: 978-1-4613-5982-1, 978-1-4615-2321-5 (eBook).										

Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of quizzes (Q), tests (T) and assignments. A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. The three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) solving innovative problems 2) seminar/new developments in the related course 3) Laboratory/field work 4) mini project.

Total CIE is 20+50+30=100 Marks.

Semester End Evaluation (SEE): Total marks: 100

Scheme of Semester End Examination (SEE) for 100 marks:

The question paper will have FIVE questions with internal choice from each unit. Each question will carry 20 marks. Student will have to answer one full question from each unit.

	1 1		NTERNSHIP		- <u> </u>	
Course Code	:	18MVE33		CIE Marks	:	100
Credits	:	L:T:P	0:0:5	SEE Marks	:	100
Hours/week	:	10Hrs		SEE Duration	:	3 Hrs
			NES FOR INTE	ERNSHIP		
		jectives (CLO):				
The students sh					1	(
provide se	-		engineering kno	wledge to produce p	broduc	t and
		tance of managemen	t and resource u	tilization		
· · ·		0		of environment and	sustai	nable
solutions.						
(4) Imbibe val	ues, pr	ofessional ethics for l	ifelong learning			
1) The durati	on of	the internship shall h	e for a period of	of 8 weeks on full tin	na has	is botwoon I
		ams and beginning of	-	of o weeks on run th		15 Detween 1
				early specifying his	/ her i	name and th
			-	with authorized signat		
		• •	•	on or the M.Tech pro		in which th
student ha			a or specializati	on of the Mitteen pro	-51um	in which th
			g are advised to	report their progress	and su	bmit periodi
	-	to their respective gui	-			r
	-			hip activities in front	of the	departmenta
		-		should the student pro		—
submit the	e hard	copy of the internshi	ip final report. I	However interim or p	eriodi	c reports an
reports as	require	ed by the industry / or	ganization can b	be submitted as per th	e forn	nat acceptabl
to the resp	ective	industry /organization	ns.			
6) The report	s shall	be printed on bond pa	aper – 80GSM, I	back to back print, wi	th soft	binding-A
	-	cing and times new ro				
7) The broad	format	t of the internship fin	al report shall be	e as follows		
• Co	over Pa	ige				
• Ce	ertifica	te from College				
• Ce	ertifica	te from Industry / Org	ganization			
• A	cknowl	edgement				
• Sy	nopsis					
• Ta	able of	Contents				
• Cl	napter	1 - Profile of the Org	anization – Org	anizational structure,	Produ	cts, Services
В	ısiness	Partners, Financials,	Manpower, Soc	cietal Concerns, Profe	ssiona	l Practices,
• Cl	hapter 2	2 - Activities of the D	Department -			
• Cl	napter (3 – Tasks Performed	– summaries the	e tasks performed dur	ng 8 v	veek period
• Cl	hapter 4	4 – Reflections – Hig	shlight specific t	echnical and soft skil	ls that	you acquire
du	ring in	ternship				
• Re	forono					
- 10		es & Annexure				

After going through the internship the student will be able to: CO1: Apply engineering and management principles CO2: Analyze real-time problems and suggest alternate solutions

CO3: Communicate effectively and work in teams

CO4: Imbibe the practice of professional ethics and need for lifelong learning.

1. Scheme of Continuous Internal Evaluation (CIE):

A committee comprising of the Head of the Department / Associate Dean, Associate Professor, Assistant Professor and Guide would review the presentation and the progress reports in two phases. The evaluation criteria shall be as per the rubrics given below:

Scheme for Semester End Evaluation (SEE):

The evaluation will be done by ONE senior faculty from the department and ONE external faculty member from Academia / Industry / Research Organization. The following weightages would be given for the examination. Evaluation will be done in batches, not exceeding 6 students.

on for the examination. Distribution will be done in butches, not enceeding o stat	·enco.
(1) Explanation of the application of engineering knowledge in industries	35%
(2) Ability to comprehend the functioning of the organization/ departments	20%
(3) Importance of resource management, environment and sustainability	25%

(4) Presentation Skills and Report 20%

		Diss	sertation Phase	1						
Course Code	:	18MVE34		CIE Marks	:	100				
Credits	:	L:T:P	0:0:5	SEE Marks	:	100				
Hours	:	10		SEE Duration	:	3 Hours				
Course Learning Objectives:										
The students sha	all be	able to								
1. Understand	the n	nethod of applying enginee	ering knowledge	e to solve specific proble	ems.					
		ig and management princip								
3. Demonstrat	e goo	d verbal presentation and	technical report	writing skills.						
4. Identify and	solv	e complex engineering pro	blems using pro	ofessionally prescribed	standa	ards.				
			GUIDELINES							
1. Major project will have to be carried out by only one student in his/her area of interest.										
		as to select a contemporary								
of special					C					
3. Allocatio	n of t	he guides preferably in acc	cordance with th	e expertise of the facul	ty.					
4. The proje	ct cai	n be carried out on-campus	s or in an industr	y or an organization wit	h pric	or approval from				
the Head	of the	e Department.			_					
5. The stand	ard d	uration of the project is for	16 weeks, howe	ever if the guide and the	evalu	ation committee				
of the dep	artm	ent, after the assessment fe	el that the work	is insufficient and it ha	s to b	e extended, the				
the stude	nt wi	Il have to continue as per t	the directions of	the guide and the comr	nittee					
6. It is mand	atory	for the student to present l	his/her work in c	one of the international c	onfer	ences or publish				
the resear	ch fii	nding in a reputed unpaid j	ournal with imp	oact factor.						
Course Outcon	ies:									
After going thro	ugh t	his course the students will	ll be able to							
CO1: Concep	otuali	ze, design and implement	solutions for spe	ecific problems.						
CO2. Comm	mian	to the colutions through pr	acontations and	to obmic of non-outo						

- **CO2:** Communicate the solutions through presentations and technical reports.
- **CO3:** Apply project and resource managements skills, professional ethics, societal concerns
- CO4: Synthesize self-learning, sustainable solutions and demonstrate life-long learning

Scheme of Continuous Internal Examination (CIE)

Evaluation will be carried out in THREE Phases. The evaluation committee will comprise of: guide, two senior faculty members, one industry member and Head of the Department.

Phase	Activity	Weightage
4 th week	Topic approval along with Synopsis	20%
8 th week	Literature survey with Problem Statement	20%
12 th week	Motivation and Objectives	20%
15 th week	Preliminary report for the approval of selected topic along with methodology.	40%

CIE Evaluation shall be done with marks distribution as follows:

• Selection of the topic	10%
• Literature review and framing of objectives	25%
• Defining the brief methodology along with the	
algorithm development/experimental setup	25%
• Presentation	20%
Report writing	20%

Scheme for Semester End Evaluation (SEE):

The evaluation will be done by ONE senior faculty from the department and ONE external faculty member from Academia / Industry / Research Organization. The following weightages would be given for the examination. Evaluation will be done in batches, not exceeding 6 students.

1. Brief write-up about the project

5%

25%

- 2. Formulation of Project Objectives & Methodology 20%
- 3. Presentation
- 4. Report 20%
- 5. Viva Voce 30%

Dissertation Phase II							
Course Code	:	18MVE41		CIE Marks	:	100	
Credits	:	L:T:P	0:0:20	SEE Marks	:	100	
Hours/Week	:	40		SEE Duration	:	3 Hours	

Course Learning Objectives:

The students shall be able to

- 1. Understand the method of applying engineering knowledge to solve specific problems.
- 2. Apply engineering and management principles while executing the project
- 3. Demonstrate good verbal presentation and technical report writing skills.
- 4. Identify and solve complex engineering problems using professionally prescribed standards.

GUIDELINES

- 1. Major project will have to be done by only one student in his/her area of interest.
- 2. Each student has to select a contemporary topic that will use the technical knowledge of their program of specialization.
- 3. Allocation of the guides preferably in accordance with the expertise of the faculty.
- 4. The project can be carried out on-campus or in an industry or an organization with prior approval from the Head of the Department.
- 5. The standard duration of the project is for 16 weeks, however if the guide and the evaluation committee of the department, after the assessment feel that the work is insufficient and it has to be extended, then the student will have to continue as per the directions of the guide and the committee.
- 6. It is mandatory for the student to present his/her work in one of the international conferences or publish the research finding in a reputed unpaid journal with impact factor.

Course Outcomes:

After going through this course the students will be able to

- **CO1:** Conceptualize, design and implement solutions for specific problems.
- **CO2:** Communicate the solutions through presentations and technical reports.
- CO3: Apply project and resource managements skills, professional ethics, societal concerns
- CO4: Synthesize self-learning, sustainable solutions and demonstrate life long learning

Scheme of Continuous Internal Examination (CIE)

Evaluation will be carried out in THREE Phases. The evaluation committee will comprise of: guide, two senior faculty members, one industry member and Head of the Department.

Phase II	Activity	Weightage
5 th week	Review and refinement of Objectives and methodology.	20%
10 th week	Mid-term progress review shall check the compliance with the objectives and methodology presented in Phase I, review the work performed.	40%
15 th week	Oral presentation, demonstration and submission of project report. Outcome and publication	40%

CIE Evaluation shall be done with marks distribution as follows:

Review of formulation of objectives and methodology 10%
Design and simulation/ algorithm development/experimental setup 25%
Conducting experiments / implementation / testing / analysis 25%
Demonstration & Presentation 20%
Report writing 20%

Scheme for Semester End Evaluation (SEE):

The evaluation will be done by ONE senior faculty from the department and ONE external faculty member from Academia / Industry / Research Organization. The following weightages would be given for the examination. Evaluation will be done in batches, not exceeding 6 students.

1.	Brief write-up about the project	5%
2.	Formulation of Project Objectives & Methodology	20%
3.	Experiments / Analysis Performed; Results & Discussion	25%
4.	Report	20%
5.	Viva Voce	30%

	TECHNICAL SEMINAR							
Course Code	:	18MVE42		CIE Marks	:	50		
Credits	:	L:T:P	0:0:2	SEE Marks		50		
Hours/Week	:	4		SEE Duration		30 min		

Course Learning Objectives (CLO):

The students shall be able to:

- (1) Understand the technological developments in their chosen field of interest
- (2) Explain the scope of work and challenges in the domain area
- (3) Analyze these engineering developments in the context of sustainability and societal concerns.
- (4) Improve his/her presentation skills and technical report writing skills

GUIDELINES

- 1) The presentation will have to be done by individual students.
- 2) The topic of the seminar must be in one of the thrust areas with in-depth review and analysis on a current topic that is relevant to industry or on-going research.
- 3) The topic could be an extension or complementary to the project
- 4) The student must be able to highlight or relate these technological developments with sustainability and societal relevance.
- 5) Each student must submit both hard and soft copies of the presentation.

Course Outcomes:

After going through this course the student will be able to:

- CO1: Identify topics that are relevant to the present context of the world
- CO2: Perform survey and review relevant information to the field of study.
- CO3: Enhance presentation skills and report writing skills.
- CO4: Develop alternative solutions which are sustainable


Scheme of Continuous Internal Evaluation (CIE): Evaluation would be carried out in TWO phases. The evaluation committee shall comprise of Head of the Department / Associate Dean, Associate Professor, Assistant Professor and Guide. The evaluation criteria shall be as per the rubrics given below:

Scheme for Semester End Evaluation (SEE):

The evaluation will be done by ONE senior faculty from the department and ONE external faculty member from Academia / Industry / Research Organization. The following weightages would be given for the examination. Evaluation will be done in batches, not exceeding 6 students.


Rubrics for Evaluation:

1)	Topic – Technical Relevance, Sustainability and Societal Concerns	15%
2)	Review of literature	25%
3)	Presentation Skills	35%
4)	Report	25%




Curriculum Design Process


Academic Planning And Implementation








Final CO Attainment Process





Program Outcome Attainment Process

PROGRAM OUTCOMES (PO)

- M. Tech. Communication Systems graduates will be able to:
- PO1: Independently carry out research /investigation and development work to solve practical problems related to Communication Systems.
- PO2: Write and present a substantial technical report/document in the field of Communication Systems
- PO3: Demonstrate a degree of mastery over the area of Communication Systems. The mastery should be at a level higher than the requirements in the bachelor's in Electronics & Communication Engineering program
- PO4: Design and develop communication system modules with good economics and business practices in order to meet the global challenges.
- PO5: Abstract the requirements of an application to interface with communication modules.
- PO6: Acquire professional and intellectual integrity, ethics of research and execute projects efficiently.