



**RV COLLEGE OF ENGINEERING®**

**(Autonomous Institution Affiliated to VTU, Belagavi)**

**R.V. Vidyaniketan Post, Mysore Road**

**Bengaluru – 560 059**



**Scheme and Syllabus of III & IV Semesters**  
**(Autonomous System of 2018 Scheme)**

**Master of Technology (M.Tech)**

**in**

**VLSI DESIGN & EMBEDDED  
SYSTEMS**

**DEPARTMENT OF**  
**ELECTRONICS &**  
**COMMUNICATION ENGINEERING**

**ABBREVIATIONS**

Sl. No.	Abbreviation	Meaning
1.	VTU	Visvesvaraya Technological University
2.	BS	Basic Sciences
3.	CIE	Continuous Internal Evaluation
4.	SEE	Semester End Examination
5.	CE	Professional Core Elective
6.	GE	Global Elective
7.	HSS	Humanities and Social Sciences
8.	CV	Civil Engineering
9.	ME	Mechanical Engineering
10.	EE	Electrical & Electronics Engineering
11.	EC	Electronics & Communication Engineering
12.	IM	Industrial Engineering & Management
13.	EI	Electronics & Instrumentation Engineering
14.	CH	Chemical Engineering
15.	CS	Computer Science & Engineering
16.	TE	Telecommunication Engineering
17.	IS	Information Science & Engineering
18.	BT	Biotechnology
19.	AS	Aerospace Engineering
20.	PHY	Physics
21.	CHY	Chemistry
22.	MAT	Mathematics
23.	MCS	Communication Systems
24.	MVE	VLSI Design & Embedded Systems

**INDEX**

<b>III Semester</b>			
Sl. No.	Course Code	Course Title	Page No.
1.	18MVE31	Synthesis & Optimization of Digital Circuits	
2.	18MVE3EX	Elective -E	
3.	18MVE33	Internship	
4.	18MVE34	Dissertation Phase I	
<b>GROUP E: CORE ELECTIVES</b>			
1.	18MVE3E1	Radio Frequency IC Design	
2.	18MVE3E2	ARM Programming and Optimization	
3.	18MVE3E3	Static Timing Analysis	

<b>IV Semester</b>			
Sl. No.	Course Code	Course Title	Page No.
1.	18MCS41	Dissertation Phase II	
2.	18MCS42	Technical Seminar	

**RV COLLEGE OF ENGINEERING®**  
 (Autonomous Institution Affiliated to VTU, Belagavi)  
**DEPARTMENT OF ELECTRONICS & COMMUNICATION  
 ENGINEERING**  
**M.Tech in VLSI DESIGN & EMBEDDED SYSTEMS**

<b>THIRD SEMESTER CREDIT SCHEME</b>							
<b>Sl. No.</b>	<b>Course Code</b>	<b>Course Title</b>	<b>BoS</b>	<b>Credit Allocation</b>			
				<b>L</b>	<b>T</b>	<b>P</b>	<b>Total Credits</b>
1	18MVE31	Synthesis & Optimization of Digital Circuits	EC	4	1	0	5
2	18MVE3EX	Elective -E	EC	4	0	0	4
3	18MVE33	Internship	EC	0	0	5	5
4	18MVE34	Dissertation Phase I	EC	0	0	5	5
<b>Total number of Credits</b>				<b>8</b>	<b>1</b>	<b>10</b>	<b>19</b>
<b>Total Number of Hours / Week</b>				<b>8</b>	<b>2</b>	<b>20</b>	<b>30</b>

<b>FOURTH SEMESTER CREDIT SCHEME</b>							
<b>Sl. No.</b>	<b>Course Code</b>	<b>Course Title</b>	<b>BoS</b>	<b>Credit Allocation</b>			
				<b>L</b>	<b>T</b>	<b>P</b>	<b>Total Credits</b>
1	18MVE41	Dissertation Phase II	EC	0	0	20	20
2	18MVE42	Technical Seminar	EC	0	0	2	2
<b>Total number of Credits</b>				<b>0</b>	<b>0</b>	<b>22</b>	<b>22</b>
<b>Total Number of Hours / Week</b>						<b>22</b>	<b>22</b>

<b>III Semester</b>		
<b>GROUP E: CORE ELECTIVES</b>		
<b>Sl. No.</b>	<b>Course Code</b>	<b>Course Title</b>
1.	18MVE3E1	Radio Frequency IC Design
2.	18MVE3E2	ARM Programming and Optimization
3.	18MVE3E3	Static Timing Analysis

<b>Semester: III</b>						
<b>SYNTHESIS AND OPTIMIZATION OF DIGITAL CIRCUITS</b>						
<b>(Theory)</b>						
<b>Course Code</b>	:	18MVE31		<b>CIE</b>	:	<b>100 Marks</b>
<b>Credits: L:T:P</b>	:	4:1:0		<b>SEE</b>	:	<b>100 Marks</b>
<b>Total Hours</b>	:	50L+26T		<b>SEE Duration</b>	:	<b>03 Hours</b>
<b>Unit-I</b>					<b>10 Hrs</b>	
<b>Introduction:</b> Microelectronics, semiconductor technologies and circuit taxonomy, Microelectronic design styles, computer aided synthesis and optimization.						
<b>Graphs:</b> Notation, undirected graphs, directed graphs, combinatorial optimization, Algorithms, tractable and intractable problems, algorithms for linear and integer programs, graph optimization problems and algorithms, Boolean algebra and Applications.						
<b>Unit – II</b>					<b>10 Hrs</b>	
<b>Schedule Algorithms:</b> A model for scheduling problems, Scheduling wither source and without resource constraints, Scheduling algorithms for extended sequencing models, Scheduling Pipe lined circuits.						
<b>Hardware Modeling:</b> Hardware Modeling Languages, distinctive features, structural hardware language, Behavioural hardware language, HDLs used in synthesis, abstract models, structures logic networks, state diagrams, dataflow and sequencing graphs, compilation and optimization techniques.						
<b>Unit –III</b>					<b>10 Hrs</b>	
<b>Two Level Combinational Logic Optimization:</b> Logic optimization, principles, operation on two level logic covers, algorithms for logic minimization, symbolic minimization and encoding property, minimization of Boolean relations.						
<b>Unit –IV</b>					<b>10 Hrs</b>	
<b>Multiple Level Combinational Optimizations:</b> Models and transformations for combinational networks, algebraic model, Synthesis of testable network, algorithm for delay evaluation and optimization, rule based system for logic optimization.						
<b>Unit –V</b>					<b>10 Hrs</b>	
<b>Sequential Circuit Optimization:</b> Sequential circuit optimization using state based models, sequential circuit optimization using network models.						
<b>Cell Library Binding:</b> Problem formulation and analysis, algorithms for library binding, specific problems and algorithms for library binding (lookup table FPGAs and Anti fuse based FPGAs), rule based library binding.						
<b>Course Outcomes: After completing the course, the students will be able to</b>						
<b>CO1:</b>	Understand and apply the various algorithms and graphs to synthesis and optimization of different digital circuit.					
<b>CO2:</b>	Analyze the performance of standard algorithm used for synthesis and optimization of two level, multiple level and sequential logic circuits					
<b>CO3:</b>	Demonstrate the improvement of optimization techniques used for digital circuits					
<b>CO4:</b>	Develop an algorithm for synthesis and optimization					

<b>Reference Books</b>	
<b>1</b>	Giovanni De Micheli, “Synthesis and Optimization of Digital Circuits”, Tata McGraw-Hill, 2003.
<b>2</b>	SrinivasDevadas, AbhijitGhosh, and Kurt Keutzer, “Logic Synthesis”, McGraw-Hill, USA, 1994.
<b>3</b>	NeilWeste and K. Eshragian, “Principles of CMOS VLSI Design: A System Perspective”, 2nd edition, Pearson Education (Asia) Pte.Ltd., 2000.

**Continuous Internal Evaluation (CIE): Total marks: 100**

**Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)**

CIE is executed by way of quizzes (Q), tests (T) and assignments. A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. The three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) solving innovative problems 2) seminar/new developments in the related course 3) Laboratory/field work 4) mini project.

**Total CIE is 20+50+30=100 Marks.**

**Semester End Evaluation (SEE): Total marks: 100**

**Scheme of Semester End Examination (SEE) for 100 marks:**

The question paper will have FIVE questions with internal choice from each unit. Each question will carry 20 marks. Student will have to answer one full question from each unit.

<b>Semester: III</b>						
<b>RADIO FREQUENCY IC DESIGN</b>						
<b>(Theory)</b>						
<b>Course Code</b>	:	18MVE3E1		<b>CIE</b>	:	<b>100 Marks</b>
<b>Credits: L:T:P</b>	:	4:0:0		<b>SEE</b>	:	<b>100 Marks</b>
<b>Total Hours</b>	:	52L		<b>SEE Duration</b>	:	<b>03 Hours</b>
<b>Unit-I</b>					<b>10 Hrs</b>	
<b>Basic concepts in RF design</b> - Nonlinearity and Time Variance, Effects of nonlinearity – harmonic distortion, gain compression, desensitization, cross modulation, intermodulation, cascaded nonlinear stages – level diagram. Noise in RF circuits – Noise figure, Noise figure of cascaded and lossy circuits, Sensitivity and dynamic range.						
<b>Unit – II</b>					<b>10 Hrs</b>	
<b>RF Systems Design</b> - Receiver architectures - Heterodyne - dual IF topology, Homodyne – simple homodyne and homodyne with quadrature down conversion, Image Reject – Hartley architecture, Transmitter architectures - Direct conversion and two-step transmitters.						
<b>Unit –III</b>					<b>11 Hrs</b>	
<b>RF Circuits Design (MOSFET circuits only)</b> <b>Low noise Amplifier</b> - Performance parameters, Problem of Input matching, LNA topologies – Variants of common source only, design examples. <b>Mixer</b> - Mixer fundamentals, Performance parameters, Nonlinear systems as linear mixers, two port example –square law mixers, multiplier based mixers – Single balanced and double balanced (active and passive) - working and implementation, (MOSFET circuits only).						
<b>Unit –IV</b>					<b>11 Hrs</b>	
<b>Oscillator</b> - Performance parameters, Feedback view and one port view of oscillators, Cross coupled oscillator, VCO characteristics, Phase noise – basic concepts and effects of phase noise (no analysis). <b>Phase Locked Loop Design</b> - Type-II PLL: design equations, phase margin, and closed-loop PLL response, Design methodology for a Type-II 3 <sup>rd</sup> –order PLL, charge pump design issues, Charge Pump design techniques: charge-injection, clock feed-through.						
<b>Unit –V</b>					<b>10 Hrs</b>	
<b>Frequency Synthesizers:</b> General considerations, Basic Integer N synthesizer, settling behavior, spur reduction techniques, PLL based modulation, Divider design – Pulse swallow divider, dual modulus divider, divider logic styles – current steering, CML latch, true single phase clocking. Fractional N synthesizers- basic concepts only.						

<b>Course Outcomes: After completing the course, the students will be able to</b>	
<b>CO1:</b>	Apply the knowledge of RF circuits & systems in IC design
<b>CO2:</b>	Analyze CMOS circuits and its impact on Radio frequency IC design.
<b>CO3:</b>	Design and implement RF transceiver chain with specification.
<b>CO4:</b>	Evaluate the different performance parameters used in RF design using CAD tools.

<b>Reference Books</b>	
<b>1</b>	RF Microelectronics , Behzad Razavi, 2 <sup>nd</sup> Edition Pearson Education, 2012
<b>2</b>	“Radio Frequency Integrated Circuits Design”, John Rogers ,Calvin Plett, Artech House, 2003
<b>3</b>	The Design of CMOS Radio Frequency Integrated Circuits”,Thomas H Lee , “2 <sup>nd</sup> Edition, Cambridge University Press, 2004
<b>4</b>	“VLSI for Wireless Communications”, Bosco Leung, Pearson Education, 2004

**Continuous Internal Evaluation (CIE): Total marks: 100**

**Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)**

CIE is executed by way of quizzes (Q), tests (T) and assignments. A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. The three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) solving innovative problems 2) seminar/new developments in the related course 3) Laboratory/field work 4) mini project.

**Total CIE is 20+50+30=100 Marks.**

**Semester End Evaluation (SEE): Total marks: 100**

**Scheme of Semester End Examination (SEE) for 100 marks:**

The question paper will have FIVE questions with internal choice from each unit. Each question will carry 20 marks. Student will have to answer one full question from each unit.

<b>Semester: III</b>						
<b>ARM PROGRAMMING AND OPTIMIZATION</b>						
<b>(Theory)</b>						
<b>Course Code</b>	:	18MVE3E2		<b>CIE</b>	:	<b>100 Marks</b>
<b>Credits: L:T:P</b>	:	4:0:0		<b>SEE</b>	:	<b>100 Marks</b>
<b>Total Hours</b>	:	50L		<b>SEE Duration</b>	:	<b>03 Hours</b>
<b>Unit-I</b>					<b>10 Hrs</b>	
Introduction, Data Path Architecture, Registers, Modes, Exceptions <b>Programming in C for ARM</b> Overview of C Compilers and optimization, basic C data types, C looping structures, register allocation, function calls, pointer aliasing, structure arrangement, bit fields, unaligned Data and Endianness, division, floating point, inline functions and inline assembly, portability issues.						
<b>Unit – II</b>					<b>10 Hrs</b>	
<b>Writing and Optimizing ARM Assembly Code</b> Writing assembly code, profiling and cycle counting, instruction scheduling, register allocation, conditional execution, looping constructs, Bit manipulation, efficient switches. Handling unaligned data.						
<b>Unit –III</b>					<b>10 Hrs</b>	
<b>Digital Signal Processing on ARM</b> Representing a digital signal, Introduction to DSP on the ARM, FIR filters: Realization of filters on ARM7 and Cortex M3, IIR Filters: Realization of filters on ARM7 and Cortex M3, CMSIS DSP Library.						
<b>Unit –IV</b>					<b>10 Hrs</b>	
<b>Firmware :Firmware and Boot loader</b> <b>Embedded Operating Systems : Fundamental Components, Simple Operating System.</b>						
<b>Unit –V</b>					<b>10 Hrs</b>	
<b>Memory Protection Unit</b> Over view of the MPU's, MPU registers, setting up the MPU, Memory barrier and memory configuration, Using sub-region disable, Consideration when using MPU, Other usages of MPU.						

<b>Course Outcomes: After completing the course, the students will be able to</b>	
<b>CO1:</b>	Describe the programmer's model of ARM processor and analyse the instruction set architecture to realize complex operations.
<b>CO2:</b>	Apply the optimization methods available for ARM architectures to design embedded software to meet given constraints with the help of modern engineering tools.
<b>CO3:</b>	Realize real time signal processing applications & primitive OS operations on different ARM architectures by making use of software libraries.
<b>CO4:</b>	Engage in self-study to formulate, design, implement, analyze and demonstrate an application realized on ARM development boards through assignments.

<b>Reference Books</b>	
<b>1</b>	ARM System Developers Guide, Andrew N Sloss, Dominic Symes, Chris Wright, Elsevier, Morgan Kaufman publishers, 2008, ISBN-13:9788181476463
<b>2</b>	The definitive Guide to the ARM Cortex- M3 & M4 Processors ,Joseph Yiu, 3 <sup>rd</sup> Edition, Newnes (Elsevier), 2014, ISBN: 978-93-5107-175-4
<b>3</b>	ARM System on Chip Architecture, Steve Furber, Pearson Education Limited, 2 <sup>nd</sup> Edition, ISBN-13:9780201675191
<b>4</b>	Technical reference manual for ARM processor cores, including Cortex M series, ARM 11, ARM 9 & ARM 7 processor families.
<b>5</b>	User guides and reference manuals for ARM software development and modeling tools.



**Continuous Internal Evaluation (CIE): Total marks: 100**

**Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)**

CIE is executed by way of quizzes (Q), tests (T) and assignments. A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. The three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) solving innovative problems 2) seminar/new developments in the related course 3) Laboratory/field work 4) mini project.

**Total CIE is 20+50+30=100 Marks.**

**Semester End Evaluation (SEE): Total marks: 100**

**Scheme of Semester End Examination (SEE) for 100 marks:**

The question paper will have FIVE questions with internal choice from each unit. Each question will carry 20 marks. Student will have to answer one full question from each unit.

<b>Semester: III</b>						
<b>STATIC TIMING ANALYSIS</b>						
<b>(Theory)</b>						
<b>Course Code</b>	:	18MVE3E3		<b>CIE</b>	:	<b>100 Marks</b>
<b>Credits: L:T:P</b>	:	4:0:0		<b>SEE</b>	:	<b>100 Marks</b>
<b>Total Hours</b>	:	52L		<b>SEE Duration</b>	:	<b>03 Hours</b>
<b>Unit-I</b>					<b>11 Hrs</b>	
<p><b>Introduction:</b> Basics of timing concepts- Propagation delay, slew, timing arcs, min and max timing paths, clock domains.</p> <p><b>Delay Concepts for Digital Designing:</b> Types of Delays in Digital Circuits, Different Cause for Delay</p> <p><b>Timing parameters of digital circuits:</b> Timing Parameters for Combinational Logic Gates, Timing Parameters for Sequential Circuits, Concept of Delay Path in a Design, Clock Concepts</p> <p><b>The STA Environment-</b> timing path groups, modeling of external attributes, virtual clocks, refining the timing analysis, point-to-point specification</p>						
<b>Unit – II</b>					<b>10 Hrs</b>	
<p><b>Resources for Static Timing Analysis Flow:</b> Libraries, Netlist, Parasitics for Delay Calculation: Device Parasitics, Interconnects, Parasitic Extraction Formats, linear v/s. non-linear delay model.</p> <p><b>Clock Network Optimization:</b> Metrics, clock skew-scheduling, handling variability.</p> <p><b>Parallel Timing Optimization:</b> Circuit partitioning for independent timing regions.</p> <p><b>Post-Silicon Timing Validation:</b> Introduction, sources of post-silicon timing failure, post-silicon tuning</p>						
<b>Unit –III</b>					<b>10 Hrs</b>	
<p><b>Concepts of Noise and Crosstalk for static timing Analysis:</b> Coupling Capacitance Concept, Type of Crosstalk Noise or Glitch, Types of Crosstalk Delta Delay, Noise Libraries, Crosstalk Effect on Timing Analysis, Strategy of Crosstalk on Nanometre Design: Cause for Crosstalk on Integrated Circuits, Crosstalk Prevention Methods</p>						
<b>Unit –IV</b>					<b>10 Hrs</b>	
<p><b>Constraints for STA:</b> Clock Constraints, Other Timing Constraints, 5.2.2 External Delays of DUA, Timing Exceptions: Multicycle Path, False Path, Clock Grouping, Case Analysis, Disable Timing, Path with Derate</p>						
<b>Unit –V</b>					<b>11 Hrs</b>	
<p><b>Timing Violations and Verification:</b> Slack, Critical Path of Timing Report, Setup Violation, Hold Violation, Multicycle Path, Half Cycle Path, Timing Checks for Asynchronous Timing Paths, Recovery and Removal Violation Check, Input/Output Timing Path Checks ,DRC Violation Check, Multi Speed Clock Domain, Crosstalk Checks, Techniques to Fix Timing Violation: Techniques to Fix Setup Violations, Techniques to Fix Hold Violations, Time borrowing.</p>						

<b>Course Outcomes: After completing the course, the students will be able to</b>	
<b>CO1:</b>	Ability to apply the learnt basic concepts of STA to evaluate the delay of the circuits and analyse the generated report to identify critical issues and bottleneck for the violation and suggest the techniques to make the design to meet timing.
<b>CO2:</b>	Ability to write their own constraint file and create the environment required for the given design and its specification to undergo for analysis using the EDA tool.
<b>CO3:</b>	Ability to set constraints, Validate the results and analyze the reports
<b>CO4:</b>	Ability to understand the journal research papers related to Timing analysis techniques and able to present the knowledge of new techniques for the given design. (Re-do)

Reference Books	
1	“Static Timing Analysis for Nanometer Designs: A Practical Approach”, J. Bhasker, R. Chadha, Springer, 2009, ISBN: 978-0-387-93819-6, 978-0-387-93820-2(e-book).
2	“Static Timing Analysis for VLSI circuits”, R.Jayagowri, Pushpendra S. Yadav, MEDTECH, A Division of Scientific International , 2018.
3	“Timing Analysis and Optimization of Sequential Circuits,” Naresh Maheshwari and Sachin S. Sapatnekar, Springer Science + Business Media, LLC, Library of Congress Cataloging-in-Publication Data, 1999, ISBN:978-1-4613-7579-1, 978-1-4615-5637-4 (eBook).
4	“Constraining Designs for Synthesis and Timing Analysis - A Practical Guide to Synopsys Design Constraints (SDC),” Sridhar Gangadharan and Sanjay Churiwala, Springer Science + Business Media, LLC, Library of Congress Cataloging-in-Publication Data, 2013, ISBN:978-1-4614-3268-5, 978-1-4614-3269-2 (eBook).
5	“Digital Timing Macro modeling for VLSI Verification,” Jeong T.K, David O, Springer Science + Business Media, LLC, Library of Congress Cataloging-in-Publication Data, 1995, ISBN: 978-1-4613-5982-1, 978-1-4615-2321-5 (eBook).

**Continuous Internal Evaluation (CIE): Total marks: 100**

**Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)**

CIE is executed by way of quizzes (Q), tests (T) and assignments. A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. The three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) solving innovative problems 2) seminar/new developments in the related course 3) Laboratory/field work 4) mini project.

**Total CIE is 20+50+30=100 Marks.**

**Semester End Evaluation (SEE): Total marks: 100**

**Scheme of Semester End Examination (SEE) for 100 marks:**

The question paper will have FIVE questions with internal choice from each unit. Each question will carry 20 marks. Student will have to answer one full question from each unit.

<b>INTERNSHIP</b>						
<b>Course Code</b>	<b>:</b>	<b>18MVE33</b>		<b>CIE Marks</b>	<b>:</b>	<b>100</b>
<b>Credits</b>	<b>:</b>	<b>L:T:P</b>	<b>0:0:5</b>	<b>SEE Marks</b>	<b>:</b>	<b>100</b>
<b>Hours/week</b>	<b>:</b>	<b>10Hrs</b>		<b>SEE Duration</b>	<b>:</b>	<b>3 Hrs</b>
<b>GUIDELINES FOR INTERNSHIP</b>						
<p><b>Course Learning Objectives (CLO):</b> The students shall be able to:</p> <ol style="list-style-type: none"> <li>(1) Understand the process of applying engineering knowledge to produce product and provide services.</li> <li>(2) Explain the importance of management and resource utilization</li> <li>(3) Comprehend the importance of team work, protection of environment and sustainable solutions.</li> <li>(4) Imbibe values, professional ethics for lifelong learning.</li> </ol>						
<ol style="list-style-type: none"> <li>1) The duration of the internship shall be for a period of 8 weeks on full time basis between II semester final exams and beginning of III semester.</li> <li>2) The student must submit letters from the industry clearly specifying his / her name and the duration of the internship on the company letter head with authorized signature.</li> <li>3) Internship must be related to the field of specialization or the M.Tech program in which the student has enrolled.</li> <li>4) Students undergoing internship training are advised to report their progress and submit periodic progress reports to their respective guides.</li> <li>5) Students have to make a presentation on their internship activities in front of the departmental committee and only upon approval of the presentation should the student proceed to prepare and submit the hard copy of the internship final report. However interim or periodic reports and reports as required by the industry / organization can be submitted as per the format acceptable to the respective industry /organizations.</li> <li>6) The reports shall be printed on bond paper – 80GSM, back to back print, with soft binding – A4 size with 1.5 spacing and times new roman font size 12.</li> <li>7) The broad format of the internship final report shall be as follows <ul style="list-style-type: none"> <li>• Cover Page</li> <li>• Certificate from College</li> <li>• Certificate from Industry / Organization</li> <li>• Acknowledgement</li> <li>• Synopsis</li> <li>• Table of Contents</li> <li>• Chapter 1 - Profile of the Organization – Organizational structure, Products, Services, Business Partners, Financials, Manpower, Societal Concerns, Professional Practices,</li> <li>• Chapter 2 - Activities of the Department -</li> <li>• Chapter 3 – Tasks Performed – summaries the tasks performed during 8 week period</li> <li>• Chapter 4 – Reflections – Highlight specific technical and soft skills that you acquired during internship</li> <li>• References &amp; Annexure</li> </ul> </li> </ol>						
<p><b>Course Outcomes:</b> After going through the internship the student will be able to: CO1: Apply engineering and management principles</p>						

CO2: Analyze real-time problems and suggest alternate solutions  
 CO3: Communicate effectively and work in teams  
 CO4: Imbibe the practice of professional ethics and need for lifelong learning.

*1. Scheme of Continuous Internal Evaluation (CIE):*

A committee comprising of the Head of the Department / Associate Dean, Associate Professor, Assistant Professor and Guide would review the presentation and the progress reports in two phases. The evaluation criteria shall be as per the rubrics given below:

**Scheme for Semester End Evaluation (SEE):**

The evaluation will be done by ONE senior faculty from the department and ONE external faculty member from Academia / Industry / Research Organization. The following weightages would be given for the examination. Evaluation will be done in batches, not exceeding 6 students.

- |  |     |
|--|-----|
| (1) Explanation of the application of engineering knowledge in industries  | 35% |
| (2) Ability to comprehend the functioning of the organization/ departments | 20% |
| (3) Importance of resource management, environment and sustainability      | 25% |
| (4) Presentation Skills and Report   | 20% |

<b>Dissertation Phase 1</b>						
<b>Course Code</b>	:	<b>18MVE34</b>		<b>CIE Marks</b>	:	<b>100</b>
<b>Credits</b>	:	<b>L:T:P</b>	<b>0:0:5</b>	<b>SEE Marks</b>	:	<b>100</b>
<b>Hours</b>	:	<b>10</b>		<b>SEE Duration</b>	:	<b>3 Hours</b>
<b>Course Learning Objectives:</b>						
The students shall be able to						
1. Understand the method of applying engineering knowledge to solve specific problems.						
2. Apply engineering and management principles while executing the project						
3. Demonstrate good verbal presentation and technical report writing skills.						
4. Identify and solve complex engineering problems using professionally prescribed standards.						
<b>GUIDELINES</b>						
1. Major project will have to be carried out by only one student in his/her area of interest.						
2. Each student has to select a contemporary topic that will use the technical knowledge of their program of specialization.						
3. Allocation of the guides preferably in accordance with the expertise of the faculty.						
4. The project can be carried out on-campus or in an industry or an organization with prior approval from the Head of the Department.						
5. The standard duration of the project is for 16 weeks, however if the guide and the evaluation committee of the department, after the assessment feel that the work is insufficient and it has to be extended, then the student will have to continue as per the directions of the guide and the committee.						
6. It is mandatory for the student to present his/her work in one of the international conferences or publish the research finding in a reputed unpaid journal with impact factor.						
<b>Course Outcomes:</b>						
After going through this course the students will be able to						
<b>CO1:</b> Conceptualize, design and implement solutions for specific problems.						
<b>CO2:</b> Communicate the solutions through presentations and technical reports.						
<b>CO3:</b> Apply project and resource managements skills, professional ethics, societal concerns						
<b>CO4:</b> Synthesize self-learning, sustainable solutions and demonstrate life-long learning						

**Scheme of Continuous Internal Examination (CIE)**

Evaluation will be carried out in THREE Phases. The evaluation committee will comprise of: guide, two senior faculty members, one industry member and Head of the Department.

<b>Phase</b>	<b>Activity</b>	<b>Weightage</b>
4 <sup>th</sup> week	Topic approval along with Synopsis	20%
8 <sup>th</sup> week	Literature survey with Problem Statement	20%
12 <sup>th</sup> week	Motivation and Objectives	20%
15 <sup>th</sup> week	Preliminary report for the approval of selected topic along with methodology.	40%

**CIE Evaluation shall be done with marks distribution as follows:**

- Selection of the topic 10%
- Literature review and framing of objectives 25%
- Defining the brief methodology along with the algorithm development/experimental setup 25%
- Presentation 20%
- Report writing 20%

**Scheme for Semester End Evaluation (SEE):**

The evaluation will be done by ONE senior faculty from the department and ONE external faculty member from Academia / Industry / Research Organization. The following weightages would be given for the examination. Evaluation will be done in batches, not exceeding 6 students.

- |    |   |     |
|----|---|-----|
| 1. | Brief write-up about the project                | 5%  |
| 2. | Formulation of Project Objectives & Methodology | 20% |
| 3. | Presentation                                    | 25% |
| 4. | Report  | 20% |
| 5. | Viva Voce                                       | 30% |

<b>Dissertation Phase II</b>						
<b>Course Code</b>	:	<b>18MVE41</b>		<b>CIE Marks</b>	:	<b>100</b>
<b>Credits</b>	:	<b>L:T:P</b>	<b>0:0:20</b>	<b>SEE Marks</b>	:	<b>100</b>
<b>Hours/Week</b>	:	<b>40</b>		<b>SEE Duration</b>	:	<b>3 Hours</b>
<b>Course Learning Objectives:</b>						
The students shall be able to						
1. Understand the method of applying engineering knowledge to solve specific problems.						
2. Apply engineering and management principles while executing the project						
3. Demonstrate good verbal presentation and technical report writing skills.						
4. Identify and solve complex engineering problems using professionally prescribed standards.						
<b>GUIDELINES</b>						
1. Major project will have to be done by only one student in his/her area of interest.						
2. Each student has to select a contemporary topic that will use the technical knowledge of their program of specialization.						
3. Allocation of the guides preferably in accordance with the expertise of the faculty.						
4. The project can be carried out on-campus or in an industry or an organization with prior approval from the Head of the Department.						
5. The standard duration of the project is for 16 weeks, however if the guide and the evaluation committee of the department, after the assessment feel that the work is insufficient and it has to be extended, then the student will have to continue as per the directions of the guide and the committee.						
6. It is mandatory for the student to present his/her work in one of the international conferences or publish the research finding in a reputed unpaid journal with impact factor.						
<b>Course Outcomes:</b>						
After going through this course the students will be able to						
<b>CO1:</b> Conceptualize, design and implement solutions for specific problems.						
<b>CO2:</b> Communicate the solutions through presentations and technical reports.						
<b>CO3:</b> Apply project and resource managements skills, professional ethics, societal concerns						
<b>CO4:</b> Synthesize self-learning, sustainable solutions and demonstrate life long learning						

**Scheme of Continuous Internal Examination (CIE)**

Evaluation will be carried out in THREE Phases. The evaluation committee will comprise of: guide, two senior faculty members, one industry member and Head of the Department.

<b>Phase II</b>	<b>Activity</b>	<b>Weightage</b>
5 <sup>th</sup> week	Review and refinement of Objectives and methodology.	20%
10 <sup>th</sup> week	Mid-term progress review shall check the compliance with the objectives and methodology presented in Phase I, review the work performed.	40%
15 <sup>th</sup> week	Oral presentation, demonstration and submission of project report. Outcome and publication	40%

**CIE Evaluation shall be done with marks distribution as follows:**

- Review of formulation of objectives and methodology 10%
- Design and simulation/ algorithm development/experimental setup 25%
- Conducting experiments / implementation / testing / analysis 25%
- Demonstration & Presentation 20%
- Report writing 20%

**Scheme for Semester End Evaluation (SEE):**

The evaluation will be done by ONE senior faculty from the department and ONE external faculty member from Academia / Industry / Research Organization. The following weightages would be given for the examination. Evaluation will be done in batches, not exceeding 6 students.



1. Brief write-up about the project	5%
2. Formulation of Project Objectives & Methodology	20%
3. Experiments / Analysis Performed; Results & Discussion	25%
4. Report	20%
5. Viva Voce	30%

TECHNICAL SEMINAR						
Course Code	:	18MVE42		CIE Marks	:	50
Credits	:	L:T:P	0:0:2	SEE Marks		50
Hours/Week	:	4		SEE Duration		30 min
<b>Course Learning Objectives (CLO):</b>						
The students shall be able to:						
(1) Understand the technological developments in their chosen field of interest						
(2) Explain the scope of work and challenges in the domain area						
(3) Analyze these engineering developments in the context of sustainability and societal concerns.						
(4) Improve his/her presentation skills and technical report writing skills						
GUIDELINES						
1) The presentation will have to be done by individual students.						
2) The topic of the seminar must be in one of the thrust areas with in-depth review and analysis on a current topic that is relevant to industry or on-going research.						
3) The topic could be an extension or complementary to the project						
4) The student must be able to highlight or relate these technological developments with sustainability and societal relevance.						
5) Each student must submit both hard and soft copies of the presentation.						
<b>Course Outcomes:</b>						
After going through this course the student will be able to:						
CO1: Identify topics that are relevant to the present context of the world						
CO2: Perform survey and review relevant information to the field of study.						
CO3: Enhance presentation skills and report writing skills.						
CO4: Develop alternative solutions which are sustainable						

**Scheme of Continuous Internal Evaluation (CIE):** Evaluation would be carried out in TWO phases. The evaluation committee shall comprise of Head of the Department / Associate Dean, Associate Professor, Assistant Professor and Guide. The evaluation criteria shall be as per the rubrics given below:


**Scheme for Semester End Evaluation (SEE):**

The evaluation will be done by ONE senior faculty from the department and ONE external faculty member from Academia / Industry / Research Organization. The following weightages would be given for the examination. Evaluation will be done in batches, not exceeding 6 students.


**Rubrics for Evaluation:**

- |  |     |
|--|-----|
| 1) Topic – Technical Relevance, Sustainability and Societal Concerns | 15% |
| 2) Review of literature  | 25% |
| 3) Presentation Skills   | 35% |
| 4) Report  | 25% |


### Curriculum Design Process




### Academic Planning And Implementation




### Process For Course Outcome Attainment



### Final CO Attainment Process



### Program Outcome Attainment Process



**PROGRAM OUTCOMES (PO)**

M. Tech. Communication Systems graduates will be able to:

- PO1: Independently carry out research /investigation and development work to solve practical problems related to Communication Systems.
- PO2: Write and present a substantial technical report/document in the field of Communication Systems
- PO3: Demonstrate a degree of mastery over the area of Communication Systems. The mastery should be at a level higher than the requirements in the bachelor's in Electronics & Communication Engineering program
- PO4: Design and develop communication system modules with good economics and business practices in order to meet the global challenges.
- PO5: Abstract the requirements of an application to interface with communication modules.
- PO6: Acquire professional and intellectual integrity, ethics of research and execute projects efficiently.