

# RV COLLEGE OF ENGINEERING®

(Autonomous Institution Affiliated to VTU, Belagavi) RV Vidyaniketan Post, Mysuru Road Bengaluru – 560 059



# Scheme and Syllabus of I to IV Semesters (Autonomous System of 2018 Scheme)

Master of Technology (M.Tech)
in
VLSI DESIGN AND EMBEDDED SYSTEMS

DEPARTMENT OF
ELECTRONICS & COMMUNICATION
ENGINEERING

## **VISION**

Leadership in Quality Technical Education, Interdisciplinary Research & Innovation, with a Focus on Sustainable and Inclusive Technology

#### **MISSION**

- 1. To deliver outcome based Quality education, emphasizing on experiential learning with the state of the art infrastructure.
- 2. To create a conducive environment for interdisciplinary research and innovation.
- 3. To develop professionals through holistic education focusing on individual growth, discipline, integrity, ethics and social sensitivity.
- 4. To nurture industry-institution collaboration leading to competency enhancement and entrepreneurship.
- 5. To focus on technologies that are sustainable and inclusive, benefiting all sections of the society.

# **QUALITY POLICY**

Achieving Excellence in Technical Education, Research and Consulting through an Outcome Based Curriculum focusing on Continuous Improvement and Innovation by Benchmarking against the global Best Practices.

# **CORE VALUES**

Professionalism, Commitment, Integrity, Team Work and Innovation

# RV COLLEGE OF ENGINEERING®

(Autonomous Institution Affiliated to VTU, Belagavi) RV Vidyaniketan Post, Mysuru Road Bengaluru – 560 059



# Scheme and Syllabus of I & II Semesters (Autonomous System of 2018 Scheme)

# Master of Technology (M.Tech) in VLSI DESIGN & EMBEDDED SYSTEMS

DEPARTMENT OF
ELECTRONICS & COMMUNICATION
ENGINEERING

# DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

#### **VISION**

Imparting quality technical education through interdisciplinary research, innovation and teamwork for developing inclusive & sustainable technology in the area of Electronics and Communication Engineering

#### **MISSION**

- 1. To impart quality technical education to produce industry-ready engineers with a research outlook.
- 2. To train the Electronics & Communication Engineering graduates to meet future global challenges by inculcating a quest for modern technologies in the emerging areas.
- 3. To create centers of excellence in the field of Electronics & Communication Engineering with industrial and university collaborations.
- 4. To develop entrepreneurial skills among the graduates to create new employment opportunities

### PROGRAMME OUTCOMES (PO)

- M. Tech. in VLSI Design and Embedded Systems Program graduates will be able to:
- **PO1:** Independently carry out research /investigation and development work to solve practical problems related to VLSI Design & Embedded Systems
- **PO2:** Write and present a substantial technical report/document in the field of VLSI Design & Embedded Systems
- **PO3:** Demonstrate a degree of mastery over the areas of VLSI Design & Embedded Systems. The mastery should be at a level higher than the requirements in the bachelor's in Electronics & Communication Engineering.
- **PO4:** Conceptualize and solve VLSI design and Embedded system problems and propose optimal solutions.
- **PO5:** Analyze, learn and apply appropriate techniques, resources and modern engineering/IT tools in core and allied areas.
- **PO6:** Acquire professional and intellectual integrity and ethics of research and execute projects efficiently.

#### **ABBREVIATIONS**

Sl. No.	Abbreviation	Acronym
1.	VTU	Visvesvaraya Technological University
2.	BS	Basic Sciences
3.	CIE	Continuous Internal Evaluation
4.	SEE	Semester End Examination
5.	CE	Professional Elective
6.	GE	Global Elective
7.	HSS	Humanities and Social Sciences
8.	CV	Civil Engineering
9.	ME	Mechanical Engineering
10.	EE	Electrical & Electronics Engineering
11.	EC	Electronics & Communication Engineering
12.	IM	Industrial Engineering & Management
13.	EI	Electronics & Instrumentation Engineering
14.	СН	Chemical Engineering
15.	CS	Computer Science & Engineering
16.	TE	Telecommunication Engineering
17.	IS	Information Science & Engineering
18.	BT	Biotechnology
19.	AS	Aerospace Engineering
20.	PY	Physics
21.	CY	Chemistry
22.	MA	Mathematics
23.	MCA	Master of Computer Applications
24.	MST	Structural Engineering
25.	MHT	Highway Technology
26.	MPD	Product Design & Manufacturing
27.	MCM	Computer Integrated & Manufacturing
28.	MMD	Machine Design
29.	MPE	Power Electronics
30.	MVE	VLSI Design & Embedded Systems
31.	MCS	Communication Systems
32.	MBS	Bio Medical Signal Processing & Instrumentation
33.	MCH	Chemical Engineering
34.	MCE	Computer Science & Engineering
35.	MCN	Computer Network Engineering
36.	MDC	Digital Communication
37.	MRM	Radio Frequency and Microwave Engineering
38.	MSE	Software Engineering
39.	MIT	Information Technology
40.	MBT	Biotechnology
41.	MBI	Bioinformatics

#### **CONTENTS**

		SEMESTER: I	
Sl. No.	Course Code	Course Title	Page No.
1.	18MVE11	Digital System Design using Verilog	1
2.	18MVE12	Advanced Embedded System Design	3
3.	18MVE13	Digital IC Design	6
4.	18HSS14	Professional Skill Development	10
5.	18MVE1AX	Elective – A	10
6.	18MVE1BX	Elective – B	16
		GROUP A: PROFESSIONAL ELECTIVES	
1.	18MVE1A1	Advanced Computer Architecture	10
2.	18MVE1A2	ASIC Design	12
3.	18MVE1A3	Algorithms for VLSI Design	14
		GROUP B: PROFESSIONAL ELECTIVES	
1.	18MVE1B1	MEMS and Smart Systems	16
2.	18MVE1B2	System On Chip Design	18
3.	18MVE1B3	Advanced VLSI Devices	20

		SEMESTER : II	
Sl. No.	Course Code	Course Title	Page No.
1.	18MVE21	Analog IC Design	22
2.	18MVE22	System Verilog for Design & Verification	24
3.	18IM23	Research Methodology	26
4.	18MVE24	Minor Project	28
5.	18MVE2CX	Elective – C	29
6.	18MVE2DX	Elective – D	35
7.	18XX2GX	Global Elective	41
		GROUP C: PROFESSIONAL ELECTIVES	•
1.	18MVE2C1	VLSI Testing	29
2.	18MCS2C2	Machine Learning	31
3.	18MVE2C3	High speed VLSI Design	33
		GROUP D: PROFESSIONAL ELECTIVES	·
1.	18MVE2D1	Low Power VLSI Design	35
2.	18MVE2D2	Advanced Embedded Processors	37
3.	18MVE2D3	VLSI Digital Signal Processing Systems	39
		GROUP G: GLOBAL ELECTIVES	
1.	18CS2G01	Business Analytics	41
2.	18CV2G02	Industrial & Occupational Health and Safety	43
3.	18IM2G03	Modelling using Linear Programming	45
4.	18IM2G04	Project Management	46
5.	18CH2G05	Energy Management	48
6.	18ME2G06	Industry 4.0	50
7.	18ME2G07	Advanced Materials	52
8.	18CHY2G08	Composite Materials Science and Engineering	54
9.	18PHY2G09	Physics of Materials	56
10.	18MAT2G10	Advanced Statistical Methods	58

#### **CONTENTS**

	SEMESTER : III					
Sl. No.	Sl. No.   Course Code   Course Title					
7.	18MVE31	Synthesis & Optimization of Digital Circuits	60			
8.	18MVE32	Internship	62			
9.	18MVE33	Major Project : Phase I	64			
10.	18MVE3EX	Professional Elective-E	65			
		GROUP E: PROFESSIONAL ELECTIVES				
1.	18MVE3E1	Radio Frequency IC Design	65			
2.	18MVE3E2	ARM Programming and Optimization	67			
3.	18MVE3E3	Static Timing Analysis	69			

	SEMESTER: IV					
Sl. No.	Sl. No.   Course Code   Course Title   Page No.					
1.	18 MVE41	Major Project : Phase II	71			
2.	18 MVE42	Technical Seminar	72			

# RV COLLEGE OF ENGINEERING®, BENGALURU - 560059 (Autonomous Institution Affiliated to VTU, Belagavi)

## DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

# M.Tech Program in VLSI DESIGN & EMBEDDED SYSTEMS

	FIRST SEMESTER CREDIT SCHEME							
Sl.	Correge Code	G. Titul	D. C	Credit Allocation				
No.	Course Code	Course Title	BoS	L	Т	P	Credits	
1	18MVE11	Digital System Design using Verilog	EC	4	0	0	4	
2	18MVE12	Advanced Embedded System Design	EC	3	1	1	5	
3	18MVE13	Digital IC Design	EC	3	1	1	5	
4	18HSS14	Professional Skill Development	HSS	0	0	0	0	
5	18MVE1AX	Elective – A	EC	4	0	0	4	
6	18MVE1BX	Elective – B	EC	4	0	0	4	
	Total number of Credits				2	2	22	
		Total Number of Ho	urs / Week	18	4	4	26	

	SECOND SEMESTER CREDIT SCHEME							
Sl.	C C-1-		D G		Credit Allocation			
No.	Course Code	Course Title	BoS	L	Т	P	Credits	
1	18MVE21	Analog IC Design	EC	3	1	1	5	
2	18MVE22	System Verilog for Design & Verification	EC	3	1	0	4	
3	18IM23	Research Methodology	IM	3	0	0	3	
4	18MVE24	Minor Project	EC	0	0	2	2	
5	18MVE2CX	Elective – C	EC	4	0	0	4	
6	18MVE2DX	Elective – D	EC	4	0	0	4	
7	18XX2GX	Global Elective-G	Respective boards	3	0	0	3	
	Total number of Credits			20	2	3	25	
	Total Number of Hours / Week			20	4	6	30	

	SEMESTER : I			
		GROUP A: PROFESSIONAL ELECTIVES		
Sl. No.	<b>Course Code</b>	Course Title		
1.	18MVE1A1	Advanced Computer Architecture		
2.	18MVE1A2	ASIC Design		
3.	18MVE1A3	Algorithms for VLSI Design		
		GROUP B: PROFESSIONAL ELECTIVES		
1.	18MVE1B1	MEMS and Smart Systems		
2.	18MVE1B2	System On Chip Design		
3.	18MVE1B3	Advanced VLSI Devices		
		SEMESTER: II		
		GROUP C: PROFESSIONAL ELECTIVES		
1.	18MVE2C1	VLSI Testing		
2.	18MCS2C2	Machine Learning		
3.	18MVE2C3	High speed VLSI Design		
	GROUP D: PROFESSIONAL ELECTIVES			
1.	18MVE2D1	Low Power VLSI Design		
2.	18MVE2D2	Advanced Embedded Processors		
3.	18MVE2D3	VLSI Digital Signal Processing Systems		

		GROU	P G: GLOBAL ELECTIVES	
Sl. No.	<b>Host Dept</b>	<b>Course Code</b>	Course Title	Credits
1.	CS	18CS2G01	Business Analytics	3
2.	CV	18CV2G02	Industrial & Occupational Health and Safety	3
3.	IM	18IM2G03	Modelling using Linear Programming	3
4.	IM	18IM2G04	Project Management	3
5.	СН	18CH2G05	Energy Management	3
6.	ME	18ME2G06	Industry 4.0	3
7.	ME	18ME2G07	Advanced Materials	3
8.	CY	18CHY2G08	Composite Materials Science and Engineering	3
9.	PY	18PHY2G09	Physics of Materials	3
10.	MA	18MAT2G10	Advanced Statistical Methods	3

# RV COLLEGE OF ENGINEERING®, BENGALURU - 560059 (Autonomous Institution Affiliated to VTU, Belagavi)

#### DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

# M.Tech Program in VLSI DESIGN & EMBEDDED SYSTEMS

	THIRD SEMESTER CREDIT SCHEME							
Sl. No.	Course Code	Course Title	BoS		Credit	Allocatio	n	
51. 110.	Course Code	Course Title	DOS	L	T	P	Credits	
1	18MVE31	Synthesis & Optimization of	EC					
1.		Digital Circuits		4	1	0	5	
2.	18MVE32	Internship	EC	0	0	5	5	
3.	18MVE33	Major Project : Phase I	EC	0	0	5	5	
4.	18MVE3EX	Professional Elective –E	EC	4	0	0	4	
	Total number of Credits			8	1	10	19	
		Total Number of Hour	s / Week	8	2	20	30	

	SEMESTER : III				
	GROUP E: CORE ELECTIVES				
Sl. No.	Sl. No. Course Code Course Title				
1.	18MVE3E1	Radio Frequency IC Design			
2.	18MVE3E2	ARM Programming and Optimization			
3.	18MVE3E3	Static Timing Analysis			

	FOURTH SEMESTER CREDIT SCHEME							
Sl. No.	Course Code	Course Title	BoS		Credit Allocation			
S1. 1NO.	Course Code	Course Title		L	Т	P	Credits	
1.	18MVE41	Major Project : Phase II	EC	0	0	20	20	
2.	18MVE42	Technical Seminar	EC	0	0	2	2	
	Total number of Credits			0	0	22	22	
	Total Number of Hours / Week			0	0	44	44	

		,	SEMESTER:				
		DIGITAL SYSTI	EM DESIGN U	SING VERILOG			
Course Code	:	18MVE11		CIE Marks	:	100	
Credits L:T:P	:	4:0:0		SEE Marks	:	100	
Hours	:	52L		SEE Duration	:	3 Hrs	
Unit – I						11 Hrs	

#### **Introduction to Verilog and Design Methodology:**

**Introduction to Verilog:** Verilog IEEE standards, Application Areas and Abstraction levels, Need of verification of HDL design, Simulation and Synthesis, Test-benches,

Verilog Data Types: Net, Register and Constant. Verilog Operators: Logical, Arithmetic, Bitwise, Reduction, Relational, Concatenation and Conditional, Number representation and Verilog ports.

**Verilog Primitives**. **Logic Simulation, Design Verification, and Test Methodology:** Four-Value Logic and Signal Resolution in Verilog, Test Methodology Signal Generators for Test benches, Event-Driven Simulation, Sized Numbers. Propagation Delay.

#### **Introduction to Design Methodology:**

Digital Systems and Embedded Systems, Real-world circuits. Design Methodology: Design Flow-Architecture, Functional design and verification, Synthesis, Physical design. Design Optimization-Area, Timing and Power, System representation.

Unit – II 11 Hrs

#### **Number Basics and Verilog Modelling Styles:**

**Number Basics:** Unsigned and Signed Integers, Fixed-point and Floating-point Numbers. Boolean Functions and Boolean Algebra, Verilog models for Boolean switching function, Binary Coding.

**Behavioural Modelling**: Latches and Level-Sensitive Circuits in Verilog, Cyclic Behavioural Models of Flip-Flops and Latches, Cyclic Behaviour and Edge Detection. A Comparison of Styles for Behavioural modelling, Behavioural Models of Multiplexers, Encoders, Decoders and Arithmetic circuits.

**Dataflow Modelling**: Boolean Equation-Based Models of Combinational Logic, Propagation Delay and Continuous Assignments. Dataflow Models of a Linear-Feedback Shift Register. Modelling Digital Machines with Repetitive Algorithms Machines with Multicycle Operations. Tasks & Functions.

**Structural Modelling:** Design of Combinational Logic, Verilog Structural Models, Module Ports, Top-Down Design and Nested Modules. Gate level modelling.

Unit – III 10 Hrs

#### **Synthesis of Digital Sub-systems:**

**Synthesis of Combinational Sub-systems:** Introduction to Synthesis, Synthesis of Combinational Logic, Synthesis of Sequential Logic with Latches, Synthesis of Three-state Devices and Bus Interfaces.

**Synthesis of Sequential Sub-systems:** Synthesis of Sequential Logic with Flip-Flops, Synthesis of Explicit State Machines, Registered Logic, State Encoding, Synthesis of Implicit State Machines, Registers and Counters.

Unit – IV 10 Hrs

**System Implementation Fabrics and Accelerators:** Introduction of Programmable Logic Array (PLA), Programmable Array Logic (PAL), Programmability of PLDs. Complex PLDs (CPLDs), Field-Programmable Gate Arrays (Artix-7 and Virtex-5) The Role of FPGAs in the ASIC Market, FPGA Technologies. Verilog-Based Design Flows for FPGAs and ASICs. Comparison of design implementation using CPLDs, FPGA and ASIC.

System Accelerators: Concepts, Case study: Video Edge detection, Verification of accelerators.

**User-Defined Primitives:** Combinational Primitives: Basic Features of User-Defined Primitives, Describing Combinational Logic Circuits. Sequential Primitives: Level-Sensitive Primitives, Edge-Sensitive Primitives.

Unit – V 10 Hrs

#### **Processor Design and System Development:**

**Design of Processor Architectures:** Functional Units for Addition, Subtraction and Multiplication (overview). Design: Hierarchical Decomposition STG-Based Controller Design, Efficient STG-Based Sequential Binary Multiplier.

**Interfacing Concepts:** Embedded Computer Organization, Instruction and Data, Memory Interfacing. I/O Interfacing: I/O devices, I/O controllers, Parallel Buses, Serial Transmission.

	urse Outcomes er taking up this course, the student will be able to:			
Understand the digital system designs skills using VERILOG HDL based on IEEE-1364 standards and managed by Open Verilog International (OVI).				
CO	Demonstrate the skill on cost-effective system designs through proper selection of implementation fabrics for the desired application.			
CO	3 Analyze complete systems and build small scale applications using Interfacing concepts.			
CO	4 Design and implement complete digital systems using VERILOG HDL and demonstrate the innovation skills			
Ref	Perence Books			
1.	Advanced Digital Design With the Verilog HDL, Michael D. Ciletti, 2 <sup>nd</sup> Edition, PHI, ISBN: 978–0–07–338054–4 2015.			
2.	Digital Design: An Embedded Systems Approach Using VERILOG, Peter J. Ashenden, Elsevier, ISBN: 978-0-12-369527-7, 2010.			
3.	Digital Systems Design Using Verilog, Charles Roth, Lizy K. John, ByeongKil Lee, Cengage Learning, <i>ISBN</i> -10: 1285051076, 2015.			
4.	Fundamentals of Digital Logic with Verilog Design, Stephen Brown and Zvonko Vranesic, 6 <sup>th</sup> Edition, McGraw Hill publication, ISBN: 978–0–07–338054–4, 2014.			

#### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

#### Scheme of Semester End Examination (SEE) for 100 marks

	SEMESTER: I						
	ADVANCED EMBEDDED SYSTEM DESIGN						
		(Theo	ory and Praction	ce)			
Course Code	:	18MVE12		CIE Marks	:	100 + 50	
Credits L:T:P	:	3:1:1		SEE Marks	:	100 + 50	
Hours	:	39L+26T+26P		SEE Duration	:	3 +3 Hrs	
		Unit	_ T	•	•		9 Hrs

#### **Introduction to Embedded System Design**

Introduction, Characteristics of Embedding Computing Applications, Concept of Real time Systems, Challenges in Embedded System Design, Design Process: Requirements, Specifications, Hardware Software Partitioning, System Integration

#### **Embedded System Architecture**

Instruction Set Architectures with examples, Memory system Architecture: Von Neumann, caches, Virtual Memory, Memory Management, I/O sub system: Busy wait I/O,DMA, Interrupt Driven I/O, Co-Processor & Hardware Accelerators, Processor performance Enhancement: Pipelining, Superscalar Execution, Multi Core CPUs, Benchmarking Standards: MIPS, MFLOPS, MMACS, Coremark

Unit – II	7 Hrs
-----------	-------

#### Designing Embedded System Hardware -I

CPU Bus: Bus Protocols, Bus Organisation, Memory Devices and their Characteristics: RAM, EEPROM, Flash Memory, DRAM; I/O Devices: Timers and Counters, Watchdog Timers, Interrupt Controllers, A/D and D/A Converters

Unit – III 8 Hrs

#### Designing Embedded System Hardware -II

Component Interfacing: Memory interfacing with case study; I/O Device Interfacing with case Study: Programmed IO, Memory Mapped IO, Interfacing Protocols: SPI, I2C, Reset Circuits, FPGA based Design, Processor Selection Criteria

Unit – IV 7 Hrs

#### Designing Embedded System Software -I

Application Software, System Software, Use of High Level Languages: C,C++, Programming & Integrated Development Environment tools: Editor, Compiler, Linker, Automatic Code Generators, Debugger, Board Support Library, Chip Support Library, Analysis and Optimization: Execution Time, Energy & Power, Program Size; Embedded System Coding Standards: MISRA C 2012/CERT

Unit – V 8 Hrs

#### Designing Embedded System Software -II

OS based Design, Real Time Kernel, Process& Thread, Inter Process Communications, Synchronization, Case Study: RTX-ARM, Response time Calculation, Interrupt Latency, Time Loading, Memory Loading, Case Study: Embedded Control Applications-Software Coding of a PID Controller

#### LAB COMPONENT 2 Hrs/Week

#### **Experiments on bare metal programming**

- 1. Write application program to interface LEDs and push buttons to GPIOs of LPC 1857 cortex M3 evaluation board and demonstrate polling-based IO operation.
- 2. Write Systick\_handler to accurately control the delay between toggling of LEDs to support interrupt driven IO.
- 3.Write driver for ADC0 in LPC 1857 MCU. Display digital value on GLCD and demonstrate analog sensor interface. Write driver functions for ADC initialization, ADC start of conversion, reading digital value output. Develop main function using APIs of ADC driver to test the functionality.
- 4. Write I2C driver for LPC1857. Develop following APIs to support I2C.

uint32\_t I2C\_Init (void);

uint32\_t I2C\_Start (void);

uint32\_t I2C\_Stop (void);

uint32\_t I2C\_Addr (uint8\_t adr, uint8\_t dir);

uint32 t I2C Write (uint8 t byte);

#### uint32\_t I2C\_Read (uint32\_t ack, uint8\_t \*byte);

- 5. Write driver to support LM75a digital temperature sensor through I2C. Make use of APIs developed in experiment 4 to interface LM75a to LPC 1857 MCU. Test the functionality by displaying temperature values on GLCD.
- 6. Write application program to realize FIR filter on STM32F4 cortex M4 development board. Test the filtering operation on signal generated from function generator and interfaced to STM32F4 development board through WolfsonPI codec.

#### **Experiments using RTOS**

- 1. Create a multitasking application program to demonstrate creation of tasks. Task1 is expected to control the blinking two LEDs and Task2 is to change font and colour of the textual display on GLCD concurrently. Use APIs of RL-RTX/Freertos real time kernel. Configure systick timer to generate tick interval.
- 2. Create multitasking program to demonstrate task synchronization. Task1 is expected to display LED blinking pattern and Task2 display textual message on GLCD. Synchronize the access of GLD using mutex/semaphore using APIs of RL-RTX/Freertos.
- 3. Create a multitasking program to demonstrate event flags to synchronize task execution. Create four tasks to simulate the operation of stepper motor driver. Use four LEDs blinking to simulate the activation of the four output driver stages. Create another concurrently executing task to display text on GLCD. The stepper motor driver tasks are expected to run sequentially.
- 4. Create multitasking program to demonstrate IPC using mailbox. Create a task to read a digital value from ADC and send to another task executing concurrently through mailbox. Synchronize the execution of tasks. Use APIs of RL-ARM/Freertos real time kernel.
- 5. Create a 'Blinky' project using RL-ARM real time Kernel to simulate the operations of step-motor driver. Use four LEDs blinking to simulate the activation of the four output driver stages. Create other two tasks executing concurrently and competing for GLCD. The first task displays status of LEDs blinking on GLCD and second task displays a string with changing colour of font and background. Use suitable mechanism to protect shared resource.

Cou	Course Outcomes				
Afte	er going through this course the student will be able to:				
CO	Describe hardware & software of embedded systems for real time applications with suitable processor architecture, memory and communication interface.				
CO	Design embedded software & hardware to meet given constraints with the help of modern engineering tools.				
CO3 Demonstrate compliance of prescribed safety norms through implementation of engineering problems pertaining to automobiles, aerospace & biomedical application					
CO4 Engage in self-study to design, implement and demonstrate open ended problem					
Ref	erence Books				
1.	Embedded Systems – A contemporary Design Tool, James K Peckol, , John Weily, 2008, ISBN: 0-444-51616-6				
2.	Introduction to Embedded Systems, Shibu K V, ,Tata McGraw Hill Education Private Limited, 2009, ISBN: 10: 0070678790				
3.	Embedded Software Primer, David E.Simon, ,Addison Wesley, ISBN-13: 978-0201615692				
4.	The Intel Micro-processors, Architecture, Programming and Interfacing" Barry B.Brey, 6 <sup>th</sup> Edition, Pearson Education.				

#### Scheme of Continuous Internal Evaluation (CIE): Total marks: 100+50=150

#### Scheme of Continuous Internal Evaluation (CIE): Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

#### **Continuous Internal Evaluation (CIE): Practical (50 Marks)**

The Laboratory session is held every week as per the time table and the performance of the student is evaluated in every session. The average of marks over number of weeks is considered for 30 marks. At the end of the semester a test is conducted for 10 marks. The students are encouraged to implement additional innovative experiments in the lab and are rewarded for 10 marks. Total marks for the laboratory is 50.

#### Scheme of Semester End Examination (SEE) for 100 marks

The question paper will have FIVE questions with internal choice from each unit. Each question will carry 20 marks. Student will have to answer one full question from each unit.

#### Scheme of Semester End Examination (SEE): Practical (50 Marks)

SEE for the practical courses will be based on experiment conduction with proper results, is evaluated for 40 marks and Viva is for 10 marks. Total SEE for laboratory is 50 marks.

Semester End Evaluation (SEE): Total marks: 100+50=150

Theory (100 Marks) + Practical (50 Marks) = Total Marks (150)

#### **SEMESTER: I DIGITAL IC DESIGN** (Theory and Practice) **Course Code** 18MVE13 **CIE Marks** 100+50 Credits L:T:P **SEE Marks** 100+50 : 3:1:1 3 + 3 Hrs Hours 39L+26T+26P **SEE Duration** Unit – I 7Hrs

**Introduction:** Issues in Digital IC Design, Design abstraction levels in digital circuits, Quality Metrics of a Digital Design

**MOS Transistor:** Device structure, MOSFET- static & dynamic behaviour, secondary effects, technology scaling

Unit – II 8Hr

**CMOS inverter:** Static CMOS Inverter: static and dynamic Behaviour, Components of Energy and Power **CMOS Combinational Logic Circuit Design:** Static CMOS Design: Complementary CMOS, Ratioed Logic, Pass Transistor Logic. Dynamic CMOS Design: Dynamic Logic Design Considerations. Speed and Power Dissipation of Dynamic logic, Signal integrity issues, Cascading Dynamic gates.

Unit – III 8Hrs

**CMOS Sequential Logic Circuit Design:** Static Latches and Registers. Dynamic Latches and Registers. Pulse Based Registers. Sense Amplifier based registers. Pipelining concepts.

Memory & Array structures design: Memory core – ROM, SRAM, DRAM, Sense amplifiers, CAM

Unit – IV 8Hrs

**Interconnects:** Resistive, Capacitive and Inductive Parasitics (basics)

**Timing Issues:** Timing classification of digital systems - Synchronous Design - Origins of Clock Skew/Jitter and Impact on Performance. Clock Distribution techniques, Latch based clocking.

Unit – V 8Hrs

**Arithmetic building blocks design:** Data paths in digital processor architectures – Adder, binary adder, static adder, mirror adder, TG based adder, carry bypass adder, linear and square root carry select adder, carry lookahead adder, Multiplier- array, carry save multiplier

#### **Lab Component**

- 1. Introduction to Cadence environment; setup Linux environment; create schematic and symbol, introduction to netlist, technology library.
- 2. Inverter static characteristics
- 3. Inverter dynamic characteristics
- 4. Design and Analysis of NAND, NOR and complex gates
- 5. Layout, DRC, LVS, RCX and post-layout simulation of CMOS Inverter
- 6. Layout of CMOS NAND, NOR Inverter static characteristics
- 7. LEF file generation
- 8. LIB file generation
- 9. Synthesis of combinational logics
- 10. Case study: Synthesis of serial adder and PAR using Encounter tool.

#### **Course Outcomes**

#### After going through this course the student will be able to:

- CO1 Investigate device, circuit & system aspects of digital IC design
  CO2 Analyze the functionality of digital integrated circuits & systems
- CO3 Design and implement digital integrated circuit & systems
- CO4 | Evaluate the different performance parameters of a digital integrated circuits & systems

#### **Reference Books**

- 1. Digital Integrated Circuits: A Design Perspective, Jan M.Rabaey, AnanthaChadrakasan, BorivojeNikolic, (2/e), Pearson 2016, ISBN-13: 978-0130909961
- 2. Digital VLSI Chip Design with Cadence and Synopsys CAD Tools, Erik Brunvand, Pearson 2009, ISBN-13: 9780321547743

- 3. Analysis and Design of Digital Integrated Circuits in Deep Submicron Technology, David A Hodges, Horace G Jackson and Resve A Saleh, TMH.2005, ISBN-13: 978-0072283655
- 4. CMOS Digital Integrated Circuits; Sung MO Kang, YousufLeblebici, Tata McGrawHill, (3/e), ISBN: 0-7923-7246-8

#### Scheme of Continuous Internal Evaluation (CIE): Total marks: 100+50=150

#### **Scheme of Continuous Internal Evaluation (CIE): Theory (100 Marks)**

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks.

#### **Continuous Internal Evaluation (CIE): Practical (50 Marks)**

The Laboratory session is held every week as per the time table and the performance of the student is evaluated in every session. The average of marks over number of weeks is considered for 30 marks. At the end of the semester a test is conducted for 10 marks. The students are encouraged to implement additional innovative experiments in the lab and are rewarded for 10 marks. Total marks for the laboratory is 50.

#### Scheme of Semester End Examination (SEE) for 100 marks

The question paper will have FIVE questions with internal choice from each unit. Each question will carry 20 marks. Student will have to answer one full question from each unit.

#### Scheme of Semester End Examination (SEE): Practical (50 Marks)

SEE for the practical courses will be based on experiment conduction with proper results, is evaluated for 40 marks and Viva is for 10 marks. Total SEE for laboratory is 50 marks.

Semester End Evaluation (SEE): Total marks: 100+50=150

Theory (100 Marks) + Practical (50 Marks) = Total Marks (150)

# SEMESTER: I PROFESSIONAL SKILL DEVELOPMENT (Common to all Programs) Course Code : 18HSS14 | CIE Marks : 50 Credits L: T: P : 0:0:0 | SEE Marks : Audit Course Hours : 24 L | |

Unit – I 03 Hrs

**Communication Skills:** Basics of Communication, Personal Skills & Presentation Skills – Introduction, Application, Simulation, Attitudinal Development, Self Confidence, SWOC analysis.

**Resume Writing:** Understanding the basic essentials for a resume, Resume writing tips Guidelines for better presentation of facts. Theory and Applications.

Unit – II 08 Hrs

**Quantitative Aptitude and Data Analysis:** Number Systems, Math Vocabulary, fraction decimals, digit places etc.Simple equations – Linear equations, Elimination Method, Substitution Method, Inequalities.

**Reasoning** – a. **Verbal** - Blood Relation, Sense of Direction, Arithmetic & Alphabet.

b. Non- Verbal reasoning - Visual Sequence, Visual analogy and classification.

Analytical Reasoning - Single & Multiple comparisons, Linear Sequencing.

**Logical Aptitude** - Syllogism, Venn-diagram method, Three statement syllogism, Deductive and inductive reasoning. Introduction to puzzle and games organizing information, parts of an argument, common flaws, arguments and assumptions.

**Verbal Analogies/Aptitude** – introduction to different question types – analogies, Grammar review, sentence completions, sentence corrections, antonyms/synonyms, vocabulary building etc. Reading Comprehension, Problem Solving

Unit – III 03 Hrs

**Interview Skills:** Questions asked & how to handle them, Body language in interview, and Etiquette – Conversational and Professional, Dress code in interview, Professional attire and Grooming, Behavioral and technical interviews, Mock interviews - Mock interviews with different Panels. Practice on Stress Interviews, Technical Interviews, and General HR interviews

Unit – IV 03 Hrs

**Interpersonal and Managerial Skills**:Optimal co-existence, cultural sensitivity, gender sensitivity; capability and maturity model, decision making ability and analysis for brain storming; Group discussion(Assertiveness) and presentation skills

Unit – V 07 Hrs

**Motivation:** Self-motivation, group motivation, Behavioral Management, Inspirational and motivational speech with conclusion. (Examples to be cited).

**Leadership Skills:** Ethics and Integrity, Goal Setting, leadership ability.

#### **Course Outcomes**

After going through this course the student will be able to:

CO1	Develop professional skill to suit the industry requirement.
CO2	Analyze problems using quantitative and reasoning skills
CO3	Develop leadership and interpersonal working skills.
COA	Demonstrate worked communication skills with annuaries hadrales are

#### CO4 Demonstrate verbal communication skills with appropriate body language.

#### **Reference Books**

- 1. The 7 Habits of Highly Effective People, Stephen R Covey, 2004 Edition, Free Press, ISBN: 0743272455
- 2. How to win friends and influence people, Dale Carnegie, 1<sup>st</sup> Edition, 2016, General Press, ISBN: 9789380914787
- 3. Crucial Conversation: Tools for Talking When Stakes are High, Kerry Patterson, Joseph Grenny, Ron Mcmillan 2012 Edition, McGraw-Hill Publication ISBN: 9780071772204
- 4. Ethnus, Aptimithra: Best Aptitude Book, 2014 Edition, Tata McGraw Hill ISBN: 9781259058738

Phase	Activity
	After the completion of Unit 1 and Unit 2, students are required to undergo a test set for a total of 50
I	marks. The structure of the test will have two parts. Part A will be quiz based, evaluated for 15 marks
	and Part B will be of descriptive type, set for 50 Marks and reduced to 35 marks. The total marks for

	this phase will be 50 (15 + 35).				
п	Students will have to take up second test after the completion Unit 3, Unit 4 and Unit 5. The structure of the test will have two parts. Part A will be quiz based evaluated for 15 marks and Part B will be of descriptive type, set for 50 Marks and reduced to 35 marks. The total marks for this phase will be 50 (15 + 35).				
	FINAL CIE COMPUTATION				

Continuous Internal Evaluation for this course will be based on the average of the score attained through the two tests. The CIE score in this course, which is a mandatory requirement for the award of degree, must be greater than 50%. The attendance will be same as other courses.

	SEMESTER : I						
	ADVANCED COMPUTER ARCHITECTURE						
		(Prof	fessional Elective-A	<b>A1</b> )			
Course Code	:	18MVE1A1		CIE Marks	:	100	
Credits L:T:P	:	4:0:0		SEE Marks	:	100	
Hours	:	52L		SEE Duration	:	3 Hrs	
Unit – I 11Hrs							

#### **Fundamentals Of Computer Design**

Introduction; Classes of computers; Defining computer architecture; Trends in Technology, Power in Integrated Circuits and cost; Dependability; Measuring, reporting and summarizing Performance; Quantitative Principles of computer design. Pipeline and its hazards; Implementation of pipeline; Parallel Computer Models- The State of Computing, Multiprocessors and Multicomputer, Multivector and SIMP Computers, PRAM and VLSI Models.

Unit – II	11 Hrs
Chit H	11111

#### **Processors and Memory Hierarchy**

Advanced Processor Technology - Design Space of Processors, Instruction-Set Architectures CISC Scalar Processors RISC Scalar Processors. Superscalar and Vector Processors Superscalar Processors - The VLIW Architecture , Vector and Symbolic Processors. Memory Hierarchy Technology - Hierarchical Memory Technology, Inclusion, Coherence, and Locality Memory Capacity Planning; Virtual Memory Technology-Virtual Memory Models, TLB, Paging, and Segmentation Memory Replacement Policies Cache Memory Organizations - Cache Addressing Models, Direct Mapping and Associative Cache, Set-Associative and Sector Caches and Cache Performance Issues . Shared-Memory Organizations- Interleaved Memory Organization , Bandwidth and Fault Memory Allocation Schemes

Unit – III 10Hrs

#### **Multiprocessors and Multicomputer**

Multiprocessor System Interconnects - Hierarchical Bus Systems, Crossbar Switch and Multiport Memory, Multistage and Combining Networks. Cache Coherence and Synchronization Mechanisms- The Cache Coherence Problem, Snoopy Bus Protocols, Directory-Based Protocols, Hardware Synchronization Mechanisms. Three Generations of Multicomputer - Design Choices in the Past , Present and Future Development , The Intel Paragon System. Message-Passing Mechanisms- Message-Routing Schemes, Deadlock and Virtual Channels Flow Control Strategies, Multicast Routing Algorithms.

Unit – IV 10Hrs

#### **Multivector and SIMP Computers**

Vector Processing Principles-Vector Instruction Types , Vector-Access Memory Schemes Past and Present Supercomputers, Multivector Multiprocessors , Performance-Directed Design Rules Mainframes and Mini supercomputers, Compound Vector Processing -Compound Vector Operations , Vector Loops and Chaining , Multi pipeline Networking. SIMP Computer Organizations

Unit – V 10Hrs

#### Scalable, Multithreaded and Dataflow Architectures

Latency-Hiding Techniques - Shared Virtual Memory , Prefetching Techniques, Distributed Coherent Caches, Scalable Coherence Interface, Relaxed Memory Consistency , Principles of Multithreading, Multithreading Issues and Solutions , Multiple-Context Processor, Multidimensional Architectures, Scalable and Multithreaded Architectures, Dataflow and Hybrid Architectures.

#### **Course Outcomes**

After going through this course the student will be able to:

CO1	Understand pipelining concepts, the performance metrics of microprocessors, Multithreading,
	multivector and dataflow architectures
CO2	Identify the factors affecting performance in superscalar processors and the key components, options
	and tradeoffs that a designer has to consider when designing such processors
CO3	Evaluate the performance and efficiency in advanced multiple-issue processors
CO4	Design various architectures and techniques for building high performance scalable multithreaded
	and multiprocessor systems.

Ref	erence Books
1.	Advanced Computer Architecture: Parallelism, Scalability, Programmabilit", Kai Hwang,, McGraw-Hill, first edition, 1992.
2.	Computer Architecture and parallel processing, Kai_Hwang,_Faye_ABriggs, McGraw-Hill, first edition, 1984.
3.	Computer Architecture : A Quantitative Approach", Patterson, D.A., and Hennessy, J.L. ,Morgan Kaufmann Publishers, 5th Edition, Inc.2011
4.	Advanced Computer Architectures: A Design Space Approach, DezsoSima, Peter Kacsuk, Terence Fountain, , Pearson Education India, 1997

#### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

#### Scheme of Semester End Examination (SEE) for 100 marks

				SEMESTER : I				
				ASIC DESIGN				
				rofessional Elective-				
Course		:	18MVE1A2		CIE Marks	:	100	
	L:T:P	:	4:0:0		SEE Marks	:	100	
Hours		:	52L		SEE Duration	:	3 Hrs	
				Unit – I				11Hrs
Types of ASIC,C	atearraybase nmablelogic	ıll Cı ed	ASIC, Channeledge	ustom based ASICS, ate array, Channel		ructur	edgate	array
Design	110 W .			Unit – II				11Hrs
Data lo	national logi	ıta Pa	ath Elements, Adders	cells: Latch, flipflop, s, Multipliers, Arithm		al app	roach).	
			1	Unit – III				10Hrs
optimus Library	n no. ofstage cell design.	es.	: The Antifuse, Statio	llogicalefficiency,log			ptimum	
	mmable AS			Unit – IV				10Hrs
Progra Simulat Low- LevelD ,schema	mmable As ion. (Practic esignEntry:	SIC al an Sche	ematicEntry:Hierarch IC'S, connections,	g, worst case timing. Design System, log parameters for speed, nicaldesign. Thecelllib vectored instances a	, area & power optimorary, Names, Schema	izatio tic,Ico	on). ons&Syr	mbols,Nets
	,			Unit – V				10Hrs
Physica Floorpl Time Special Course	lDesign,CAl anningtools, driven Routing, Cir Outcomes	DToo I/Oar place cuitI		ng,Estimating ASICsi ockplanning,placement PhysicalDesignflor		place		
CO1		sues	involved in ASIC de	esign, including techn	ology choice, design	mana	gement	, tool-flow,
CO2	Apply &ana	lyze	the design paramete	rs for speed, area & p	ower optimization.			
CO3	Develop the	algo	orithms required for t	the design of ASIC.				
				flow, including floor	rplanning, placement	, andF	Routing	techniques.
	nce Books			, 6	. 0/1			1
1. Appl	ication-Spec			I.J.S.Smith, – Pearson				
			Synthesis Using Sy tion, 2001,ISBN:079	nopsys Design Comp 2385373	oller Physical Compil	er and	1 Prime	Time, H.

- 3 A Practical Approach from ASICs-to-SOCs ,FarzadNekoogarFarakNekooga: ISBN: 0-13-033857-5.
- 4 Logic Synthesis Using Synopsys, P. Kurup, T. Abbasi, ISBN 0-7923-9582-4

#### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

#### Scheme of Semester End Examination (SEE) for 100 marks

#### **SEMESTER: I** ALGORITHMS FOR VLSI DESIGN (Professional Elective-A3) **Course Code 18MVE1A3 CIE Marks** 100 100 Credits L:T:P 4:0:0 **SEE Marks** : : Hours : 52L **SEE Duration** : 3 Hrs Unit - I 11Hrs

**High Level Synthesis:** Hardware models - Internal representation - Allocation assignment and scheduling - Simple scheduling algorithm - Assignment problem — High level transformations. **VLSI Simulation:** Gatelevel modelling and simulation - Switch-level modelling and simulation - Combinational Logic Synthesis - Binary Decision Diagram.

Unit – II 11Hrs

**Data Structure and Basic Algorithms :**Basic Terminology, Graph Search Algorithms Computational Geometry Algorithms.

**VLSI partitioning& floor planning:** Problem Formulation, Classification of Partitioning Algorithms, Group migration Algorithms, Simulated Annealing and evolution algorithm, other partitioning algorithms. Problem formulation, classification, Constraint based, Integer programming based, rectangular dualization, simulated evolution floor planning algorithms.

Unit – III 10Hrs

**Placement and Routing :**Problem formulation, Classification, Simulation based, Partitioning based Placement Algorithms. **Global Routing :**Problem formulation, Classification, Maze routing Algorithms, Line Problem formulation, Classification single Layer routing, General river routing, Single row routing.

Unit – IV 10Hrs

**Clock and Power Routing :**Design considerations for the clocking system, delay calculation for clock trees, Problem formulation, Clock routing Algorithms, H-tree based Algorithms, MMM Algorithms, Geometric matching based Algorithms. **Compaction:** Classification of Compaction Algorithms, One-Dimensional Compaction, Two-Dimensional Compaction, Hierarchical Compaction.

Unit – V 10Hrs

#### **Course Outcomes**

After going through this course the student will be able to:

- **CO1** Understand each stage of VLSI design flow.
- **CO2** Apply design knowledge to develop algorithms for VLSI design automation.
- CO3 Investigate the algorithms for optimizing VLSI design with respect to speed, power and area.
- **CO4** | Create an optimized VLSI cell using various algorithms.

#### Reference Books

- 1. Algorithms for VLSI Design Automation, S.H. Gerez, John Wiley & Sons, 1998, ISBN: 978-0-471-98489-4
- 2. Algorithms for VLSI Physical Design Automation, N.A. Sherwani, Kluwar Academic Publishers, 2002, ISBN: 0-7923-8393-1
- Genetic algorithms for VLSI design layout and test automation, Pinakimazumder and Elizabeth M Rudnick, Pearson Edition, 2011.

#### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

#### Scheme of Semester End Examination (SEE) for 100 marks

#### **SEMESTER: I** MEMS AND SMART SYSTEMS (Professional Elective-B1) (Common to VLSI & ES and CS) **Course Code 18MVE1B1 CIE Marks** 100 : Credits L:T:P 4:0:0 **SEE Marks** : 100 : Hours 52L **SEE Duration** 3 Hrs : : Unit – I 11 Hrs

#### Introduction to MEMS and principle of operation.

Introduction, History of evolution, Definition of MEMS in a broader sense. Components of a smart system. Commercial products. Microsystems and Miniaturization. Evolution of micro-manufacturing. Design Aspects. Application and future scope of MEMS devices, Market trends.

Definitions and salient features of sensors, actuators and systems. Working principles of Microsystems. Sensors: silicon capacitive accelerometer, piezo-resistive pressure sensor, blood analyzer, conductometric gas sensor, Actuators: silicon micro-mirror arrays, piezo-electric based inkjet printhead, electrostatic comb-drive and micromotor, magnetic micro relay.

Unit – II 11 Hrs

#### Micro and Smart Devices and Systems: Materials and Processing

#### **Materials**

Introduction, Substrates and Wafers, Active substrate materials, Si as a substrate material, Si compounds, Si Piezoresistors, Gallium Arsenide, Quartz, Piezoelectric Crystals and Polymers.

#### **Processing**

Silicon wafer processing, lithography, thin-film deposition, etching (wet and dry), wafer-bonding, and metallization, Silicon micromachining: surface and bulk, bonding based process flows. Thick-film processing: Smart material processing, Emerging trends.

Unit – III 10Hrs

#### Mechanical modelling and Scaling laws in Microsystems Modelling

Simplest deformable element: a bar, Transversely deformable element: a beam, Bimorph effect, Mechanical vibration: general formulation, Resonant Vibration, Design theory of accelerometers and damping coefficients. Basics of fluid mechanics in macro and mesoscales, Capillary effect, electro-phoresis and Dielectrophoresis.

#### **Scaling laws in Miniaturization**

Importance of scaling in MEMS- Scaling in geometry, Scaling in rigid body dynamics, scaling in electrostatic forces, scaling in electromagnetic forces, scaling in electricity, scaling in fluid dynamics. scaling effects in the optical domain, scaling in biochemical phenomena.

Unit – IV 10Hrs

#### **RF MEMS**

Introduction to RF MEMS, Static Analysis of RF MEMS devices: Spring Constant of Low-k Beams, Spring Constant of Cantilever Beams, Spring Constant of Circular Diaphragms, Beam Curvature due to Stress Gradients. Electrostatic Actuation, Shape of the Deformed Beam Under Electrostatic Actuation, DC Hold-Down Voltage of MEMS Beams and Cantilevers, Forces on MEMS Beams, Self-Actuation of MEMS Capacitive Switches, RF Hold-Down Voltage of MEMS Capacitive Switches.

Unit – V 10Hrs

Case study of devices: Pressure sensors, accelerometers, micro pump, micro heater. Introduction to CAD tool for simulation of devices.

**Packaging**: Integration of Microsystems and microelectronics, Packaging Introduction, Micro Systems Packaging, Objectives, Issues in packaging, Special issues in micro system packaging, Types of Microsystem Packages, Packaging Technologies.

#### **Course Outcomes**

After going through this course the student will be able to:

CO1	Explain the technology to fabricate advanced micro- and smart systems
CO2	Analyse different methods to fabricate MEMS devices.
CO3	Apply the basics of implementation of MEMS into products.
CO4	Evaluate the principles and processes involved in the implementation of MEMS devices

Ref	Perence Books
1.	Micro and Smart Systems, Dr. A.K.Aatre, Ananth Suresh, K.J.Vinoy, S. Gopalakrishna, K.N.Bhat., John Wiley Publications, 2002, ISBN: 1118213904, 9781118213902
2.	MEMS & Microsystems: Design and Manufacture, Tai-Ran Tsu, Tata Mc-Graw-Hill.2002.8th reprint, ISBN-13:978-0-07-048709-3. ISBN-10:0-07-048709-X
3.	RF MEMS Theory, Design and Technology GABRIEL M. REBEIZ. 2003A JOHN WILEY & SONS PUBLICATION. ISBN: 978-0-471-20169-4
4.	Microsystems Design, S. D. Senturia, Kluwer Academic Publishers, Boston, USA, 2001, ISBN 0-7923-7246-8

#### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

#### Scheme of Semester End Examination (SEE) for 100 marks

SEMESTER : I SYSTEM ON CHIP DESIGN
(D. C. '. LEI ('. DA)
Course Code : 18MVE1B2   CIE Marks : 100
Credits L:T:P : 4:0:0 SEE Marks : 100
Hours : 52L SEE Duration : 3 Hrs
Unit – I 111
Motivation for SoC Design: Introduction to SoC, SoB, SiP, Benefits of system-on-chip integration in terms cost, power, and performance. Comparison on System-on-Board, System-on-Chip, and System-in-Packar Typical goals in SoC design – cost reduction, power reduction, design effort reduction, performance maximization. Productivity gap issues and the ways to improve the gap.  System On Chip Design Process: Canonical SoC Design, SoC Design flow - waterfall vs spiral, Top-dovs Bottom up, Specification requirement, Types of Specification, System Design process, System level design issues- Soft IP vs Hard IP, Design for timing closure, Logic design issues- Verification strategy, On-chip but and interfaces, Low Power, Manufacturing test strategies.  Unit – II  Macro Design Process: Overview of IP Design, Key Features, Planning and Specification, Macro design a Verification.
Developing Hard Macros: Overview, Design Issues for Hard Macros, The Hard Macro Design Proceductization of Hard Macros.  Unit – III 101
SoC Verification:-Verification technology options, Verification methodology, Verification languages, Verification IP Reuse, approaches. Verification and Device Test, Verification Plans.  VLSI Packaging: Introduction, Packaging, Power Distribution, Input/Output, Chip-Package Co-design.  Unit – IV  Interconnect architectures for SoC. Bus architecture and its limitations. Network on Chip (NOC) topolog Mesh-based NoC. Routing in anNoC. Packet switching and wormhole routing.  Unit – V  101
MPSoCs: What, Why, How MPSoCs, Techniques for designing MPSoCs, Performance and flexibility MPSoCs design: The limitations of traditional ASIC design, General Purpose Processor, The impact of Sintegration.
Course Outcomes After going through this course the student will be able to:
CO1 Learn about the system on chip design and macro design process.
CO1 Learn about the system on chip design and macro design process.  CO2 Analyze the design flow, IP cores, routing used in system on chip.  CO3 Exposure the concepts of verification methodology and interconnection methods in SoC
CO1 Learn about the system on chip design and macro design process.  CO2 Analyze the design flow, IP cores, routing used in system on chip.
CO1 Learn about the system on chip design and macro design process.  CO2 Analyze the design flow, IP cores, routing used in system on chip.  CO3 Exposure the concepts of verification methodology and interconnection methods in SoC  CO4 Design & Develop the algorithms required for the design of IP and SoC and Exposure to the conce
CO1 Learn about the system on chip design and macro design process.  CO2 Analyze the design flow, IP cores, routing used in system on chip.  CO3 Exposure the concepts of verification methodology and interconnection methods in SoC  CO4 Design & Develop the algorithms required for the design of IP and SoC and Exposure to the conce of MPSoCs.  Reference Books  1 Pierre Bricaud,Reuse Methodology manual for System-On-A-Chip, Michael Keating,
CO1 Learn about the system on chip design and macro design process.  CO2 Analyze the design flow, IP cores, routing used in system on chip.  CO3 Exposure the concepts of verification methodology and interconnection methods in SoC  CO4 Design & Develop the algorithms required for the design of IP and SoC and Exposure to the conce of MPSoCs.  Reference Books

On-Chip Communication Architectures: System on Chip Interconnect, SudeepPasricha and

NikilDutt,Morgan Kaufmann Publishers © 2008.

#### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

#### Scheme of Semester End Examination (SEE) for 100 marks

				CTI FEG					
				SEMEST		g g			
				ADVANCED VI (Professional		8			
Cours	e Code	:	18MVE1B3	(1 Totessional		CIE Marks		100	
	ts L:T:P	:				SEE Marks	·	100	
Hours		:	52L			SEE Duration	·	3 Hrs	
110011	<u> </u>	1	022	Unit – I		<u> </u>		0 1115	11Hrs
MOSE	EFT Device I	Met	rice Transistors	to Circuits, Energ	v Rand View	of Transistors Tra	diti	onal IV '	
	Virtual Source			to Circuits, Lifeig	gy Band view	01 114113131013, 117	ıaıtı	onar i v	incory,
				pletion Approxim	nation. Gate Vo	oltage and Surface	Pot	ential, F	latband
				Mobile Charge: El		•			
				Unit – II					11Hrs
Short	Channel Ef	fect	ts and Challeng	es to CMOS: Sho	ort channel effe	ects, scaling theory	y, pı	ocessing	5
challe	nges to furth	er C	CMOS miniaturiz	zation					
				Unit – III					10 Hrs
Bevon	d CMOS:	Eve	olutionary advai	nces beyond CM	IOS, convention	onal vs. tactile c	omi	outing, c	omputing.
_			•	Iole electronics-m			•	_	
compu	ıting		, ,						
				Unit – IV					10Hrs
Ballist	tic Nanotrai	ısis	tor: Introduction	n, Landauer Appro	oach, More on	Landauer, The Ba	llist	ic MOSI	
			del, Revisiting t		,	,			,
The T	ransmission	Tł	neory of the MC	OSFET: Introducti	ion, Transmiss	sion, MFP and Dif	fusi	on Coeff	ficient,
		ry (	of the MOSFET.	, Connection to the	e VS Model, A	Analysis of the Exp	peri	ments, L	imits and
Limita	itions			TT 14 T7				T	1011
A 7	1.03400			Unit – V	(C) (O)	· · · · · · · · · · · · · · · · · · ·			10Hrs
				nd Device Structu FETs, Novel stee	· ·				
			Transitions)	TETS, NOVEL SIE	ep subunesno	nu stope devices	, <i>F</i>	aicinaiiv	e devices
_ `	e Outcomes		Transitions)						
After	going throu	gh 1	this course the s	student will be ab	ble to:				
CO1				niconductor, basi	ic theory of N	Metal Semicondu	ctor	Contact	s and PN
			OS & transport m						
CO2	Apply the	e VI	LSI device parae	emetrs and calcular	ite the device p	erformance			
CO3	Analyze	vari	ous modern VLS	SI devices && cor	mpare its perfo	ormances with MC	S d	evices	
CO4	Evaluate	or c	lesign the transp	ort mechanism and	d modelling fo	or emerging device	es		
Refer	ence Books								
ļ .		m:-	ondustor Francis	montale Ond Edici	on D E Dis	ot Duontica IIali	CD	N No. O	12
1	Advanced Se 161792-X.	шс	onductor rundal	mentals, 2nd Editi	ion, K. F. Pierr	ei, Fienuce Hall, I	DD)	N 1NO. U-	13-
		s of	Modern VLSIΓ	Devices, 2nd Edition	on. Yuan Taur	and Tak H Nino	Car	nbridge	
				. 9780521832946		1 mi 11. 1 milg,	Ju	orrage	
3. I	ntroduction	to S	Semiconductor D	Devices: For Comp	puting and Tel		Ap	plication	s Kevin F
							_		
E	reman, ca	nor	age University	riess, i edition,, i	ISBN No. 978-	-0521831505			
4.	Operation an	d N		MOS Transitor,			, 3 <sup>1</sup>	d Editio	on, Oxford

#### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

#### Scheme of Semester End Examination (SEE) for 100 marks

			SEMESTER: II				
		AN	IALOG IC DESIG	N			
		('	Theory & Practice	)			
<b>Course Code</b>	:	18MVE21		CIE Marks	:	100+50	
Credits L:T:P	:	3:1:1		SEE Marks	:	100+50	
Hours	:	39L+26T+26P		SEE Duration	:	3 Hrs	
		Ţ	Jnit − I				8 Hrs

**MOS transistors:** Components available in a CMOS process, MOS small signal models, concept of  $f_{T_i}$  noise model.

**Single stage Amplifiers**: Basic concepts, dc analysis, small signal analysis and noise analysis of common source and common gate stage, power, bandwidth, impedance and frequency scaling of circuits, Frequency response of CS amplifier, Cascode stage- Folded Cascode.

Current Mirror: Basic Current Mirrors, Cascode current Mirrors, amplifiers biased at constant currents.

Unit – II

8 Hrs

**Differential Amplifiers**: Single ended and differential operation, Common mode response, differential pair with active loads, Gilbert cell

**Operational Amplifier:** One stage op-amp, two stage op-amp, Telescopic Cascodeopamp, Telescopic Cascodeopamp frequency response, Folded Cascodeopamp-dc gain, Telescopic and folded Cascodeopampnoise, mismatch, slew rate, Two stage opamp-topology, frequency response, gain boosting, common mode feedback.

Unit – III 8 Hrs

**Noise:** Resistors, MOSFET,Input and output referred noise, noise scaling, basic amplifier stages – CS and CG stage

**Feedback:** Non-idealities- finite dc gain, effect of additional poles & zeros, feedback topologies, sense and return mechanisms, effect of loading, effect of feedback on noise, feedback circuit analysis using return ratio – closed loop gain and impedance using return ratio

Unit – IV 8 Hrs

**Stability analysis and Frequency compensation:** Stability of Feedback: Basic Concepts, Instability and the Nyquist Criterion. Frequency Compensation: Concepts and Techniques for Frequency Compensation – Dominant pole, Miller Compensation

**Band gap reference**: Band gap reference, Constant current and constant gm bias generators, reducing supply sensitivity

Low dropout regulators: Basic requirements and constraints

Unit - V

7 Hrs

**Phase Locked Loops :** Simple Phase locked loop, Charge pump PLL, Non-ideal effects - Jitter & Phase noise, Applications

**Analog Layout techniques:** General layout considerations – design rules, antenna effect, layout techniques for multi finger transistors, symmetry, reference distribution, passive devices, interconnects, Electro static discharge (ESD) protection, substrate coupling

#### **Lab Component**

2 Hrs/Week

- 1. Study of DC and small signal models of a MOS Transistor
- 2. Design of MOS current sources and mirrors
- 3. Design of single stage amplifiers CS Amplifier with different loads
- 4. Design of a MOS Differential amplifier with an active load
- 5. Design of a cascode amplifier, double cascode and triple cascode amplifier
- 6. Design of Telescopic opamp
- 7. Design of a 2-stage CMOS Op-Amp
- 8. Design of Band Gap Reference circuit
- 9. Post-layout simulation of any two circuits

Cou	rse Outcomes
Afte	r going through this course the student will be able to:
CO	Define & demonstrate device, circuit & system aspects of analog IC design
CO2	Analyze the functionality of analog circuits & systems
CO	Design and implement analog integrated circuits & systems
CO <sub>2</sub>	Evaluate the different performance parameters of analog integrated circuits & systems using CAD
	tools.
Refe	erence Books
1.	Design of Analog CMOS Integrated Circuits, BehzadRazavi, McGrawHill Edition, 2002, ISBN: 0-07-
	238032-2
2.	CMOS Circuit Design, Layout and Simulation, R. Jacob Baker, Harry W. Li and David E. Boyce, IEEE
	Press, 2002, ISBN: 81-203-1682-7
3.	Analysis and design of Analog Integrated Circuits, Gray, Hurst, Lewis, and Meyer: 4 <sup>th</sup> Edition, John
	Wiley & Sons, ISBN-10: 0470245999
4.	CMOS Analog Circuit Design, Phillip E. Allen and Douglas R. Holberg, 2 <sup>nd</sup> Edition Oxford University
	Press, February 2002, <i>ISBN</i> : 9780199765072

#### Scheme of Continuous Internal Evaluation (CIE): Total marks: 100+50=150

#### Scheme of Continuous Internal Evaluation (CIE): Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks.

#### **Continuous Internal Evaluation (CIE): Practical (50 Marks)**

The Laboratory session is held every week as per the time table and the performance of the student is evaluated in every session. The average of marks over number of weeks is considered for 30 marks. At the end of the semester a test is conducted for 10 marks. The students are encouraged to implement additional innovative experiments in the lab and are rewarded for 10 marks. Total marks for the laboratory is 50.

#### Scheme of Semester End Examination (SEE) for 100 marks

The question paper will have FIVE questions with internal choice from each unit. Each question will carry 20 marks. Student will have to answer one full question from each unit.

#### Scheme of Semester End Examination (SEE): Practical (50 Marks)

SEE for the practical courses will be based on experiment conduction with proper results, is evaluated for 40 marks and Viva is for 10 marks. Total SEE for laboratory is 50 marks.

Semester End Evaluation (SEE): Total marks: 100+50=150

Theory (100 Marks) + Practical (50 Marks) = Total Marks (150)

			<b>SEMESTER:</b>	II			
	S	YSTEMVERIL	OG FOR DESIGN	AND VERIFICAT	ION		
<b>Course Code</b>	:	18MVE22		CIE Marks	:	100	
Credits L:T:P	:	3:1:0		SEE Marks	:	100	
Hours	:	39L +26T		SEE Duration	:	3 Hrs	
			Unit – I				7Hrs

#### **Introduction to SystemVerilog:**

SystemVerilog standards, Key SystemVerilog enhancements for hardware design. Advantages of System Verilog over Verilog, Data Types: Verilog data types, System Verilog data types, 2 - State Data types, Bit, byte, shortint, int, longint. 4 - State data types. Logic, Enumerated data types, User Defined data types, Struct data types, Strings, Packages, Type Conversion: Dynamic casting, Static Casting, Memories: Arrays, Dynamic Arrays, Multidimensional Arrays, Packed Arrays, Associative Arrays, Queues, Array Methods, Tasks and Functions: Verilog Tasks and Functions.

Unit – II 8Hrs

#### **Connecting the Testbench and Design:**

Verilog interface signals - Limitations of Verilog interface signals, SystemVerilog interfaces, SystemVerilog port connections, Interface instantiation 2.4. Interfaces Arguments, Interface Modports, Interface References, Tasks and functions in interface, Verilog Event Scheduler, SystemVerilog Event Scheduler, Clocking Block, Input and Output Skews, Typical Testbench Environment, Verification plan

Unit – III 8Hrs

#### OOPs Basics and Advanced OOPs concepts:

#### **Basic OOP Concepts**

Overview of Classes, Properties and Methods in the Classes, Instance/Object Creation, New Constructor, Null Object handles, Accessing Members, this Keyword, Creating an Object, Objects Assignments, Copying an Object: Shallow Copy, Deep Copy

#### **Advanced OOP Concepts**

Inheritance: Concept of Inheritance, Super Keyword, Static properties, Overriding Methods, Polymorphism - \$cast, Virtual Classes, Parameterized Classes

Unit – IV 8Hrs

#### **Constrained Randomization, Threads and Inter-process Communication:**

#### **Constrained Randomization**

Random Variables - rand and randc, Randomize() Method - Pre/Post Randomize() methods, Constraints in the class, Rand\_mode and constraint\_mode, Constraint and Inheritance, Constraint Overriding, Set Membership, Distribution Constraints, Conditional Constraints - .implication (->),

if/else, Inline Constraints

#### **Threads and Inter-process Communication**

Threads, Fork-Join/Join\_any/Join\_none, Communication – Mailbox, Semaphore, Events, BuildingaTestbenchwithThreadsandIPC

Unit – V 8Hrs

#### Functional Coverage and Assertion Based Verification:

#### **Functional Coverage**

Coverage Definition, Code Coverage, Functional Coverage: Cover Group, Creating Cover Group Instances, Coverpoints, Bins - . implicit bins, . Explicit bins, Bin creation, Vector and Scalar bins, Cross products, Intersect, Select Expressions, Conditional Expression (iff), Illegal bins, Ignore bins, Coverage Analysis, Covergroup Built-in Methods - . Sample(), . get\_coverage(), .get\_instance\_coverage(), .set\_instance\_name(string), .start(), . stop()

#### **Assertion Based Verification**

Introduction, Types of Assertions - . Immediate, Concurrent, Assertion Properties- . Writing Properties, Sequences. Sequence Composition. and or intersect.

#### **Course Outcomes**

#### After going through this course the student will be able to:

CO1	Demonstrate	the	use	of	System	Verilog	data	types	for	digital	system	design	and	functional
	verification.													

CO2 Demonstrate the skill on writing test-benches for design of digital systems and connecting them with

	the design.
CO	Werify and Analyze the complete systems through robust verification methods such as assertion based
	verification.
CO	
	methods and demonstrate the skills.
Ref	erence Books
1.	SystemVerilog for Design - A Guide to Using SystemVerilog for Hardware Design and Modeling, Stuart
	Sutherland, Simon Davidmann and Peter Flake, 2E, Springer Science, ISBN-13: 978-0387-3339-91,
	2006.
2.	SystemVerilog for Verification-A Guide to Learning the Testbench Language Features, C Spear,
	Springer Science, IEEE press, ISBN-13: 978-0387-2703-64,2006.
3.	SystemVerilog golden reference guide-A concise guide to SystemVerilogDoulos,IEEE Standard-1800-
	2009, Version 5.0,ISBN: 0-9547345-9-9, 2012.
4.	Step-by-Step Functional Verification with SystemVerilog and OVM, SasanIman, Hansen Brown
	Publishing Company, ISBN-13: 978-0-9816-5621-2, 2008.

#### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

#### Scheme of Semester End Examination (SEE) for 100 marks

			SEME	STER : II				
				METHODOLO	GY			
			(Common t	o all programs	)			
Course Code	:	18IM23		C	IE Marks	:	10	0
Credits L: T: P	:	3:0:0		SI	EE Marks	:	10	0
Hours	:	39L		SI	EE Duration	:	3 I	Hrs
			Unit – I					08 Hrs
Overview of Rese								
Research and its								
designs. Essentia				•	ples of experin	nental	des	sign, completed
randomized, rand	omized	block, Latir		al.				00.11
D 4 114	11 4.		Unit – II					08 Hrs
Data and data co			as Duimaury data	and Casandamy	Data mathada	of mai	***	doto collection
Overview of prob classification of se						or pri	mary	data confection
Sampling Metho								
Sampling Metho	us. 1100	baomity sam	Unit – III	Tobability samp	ning			08 Hrs
Processing and a	nalvsis	of Data	Cint - III					00 1113
Statistical measur	•		oread and shape	e. Correlation	and regression.	Hvp	othe	sis Testing ar
			r			Jr		
ANOVA. Interpre	etation c	of output fro	m statistical soft		-			
ANOVA. Interpre	tation o	of output fro	m statistical soft Unit – IV					08 Hrs
•		•						08 Hrs
Advanced statist	ical ana	alyses	Unit – IV	ware tools		lysis,	prin	
Advanced statist Non parametric te	ical ana	alyses roduction to	Unit – IV multiple regress	ware tools	ysis, cluster ana	lysis,	prin	cipal componer
Advanced statist Non parametric te analysis. Usage an	ical ana sts, Intr nd interp	nlyses roduction to pretation of	Unit – IV  multiple regress output from state Unit-V	ware tools	ysis, cluster ana	lysis,	prin	
Advanced statist Non parametric te analysis. Usage an Essentials of Rep	ical ana sts, Intr nd interp	alyses roduction to pretation of	Unit – IV  multiple regress output from state  Unit-V thical issues	ware tools sion, factor analysis s	ysis, cluster ana software tools.			cipal componer  07 Hrs
Advanced statist Non parametric te analysis. Usage an Essentials of Rep Significance of R	ical ana sts, Intr nd interp ort wri eport W	alyses roduction to pretation of ting and En	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in	ware tools sion, factor analysis s	ysis, cluster ana software tools.			cipal componer  07 Hrs
Advanced statist Non parametric te analysis. Usage an Essentials of Rep Significance of R issues related to R	ical ana sts, Intr nd interp ort wri eport W esearch	alyses roduction to pretation of  ting and Envirting, Diff a, Publishing	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in g, Plagiarism	ware tools  sion, factor analysis s  writing Report,	ysis, cluster ana software tools.	Resea		cipal componer  07 Hrs
Advanced statist Non parametric te analysis. Usage an  Essentials of Rep Significance of R issues related to R Case studies:	ical ana sts, Intr nd interp ort wri eport W esearch Discuss	alyses roduction to pretation of  ting and Envirting, Diff a, Publishing	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in g, Plagiarism	ware tools  sion, factor analysis s  writing Report,	ysis, cluster ana software tools.	Resea		cipal componer  07 Hrs
Advanced statist Non parametric te analysis. Usage an Essentials of Rep Significance of R issues related to R Case studies: Course Outcome	ical ana sts, Intr nd interp oort wri eport W esearch Discuss s	alyses roduction to pretation of sting and Envirting, Different publishing ion of case	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in g, Plagiarism studies specific t	ware tools  sion, factor analysis sistical analysis s  Writing Report, to the domain ar	ysis, cluster ana software tools.	Resea		cipal componer  07 Hrs
Advanced statist Non parametric te analysis. Usage an Essentials of Rep Significance of R issues related to R Case studies: Course Outcome After going throu	ical ana sts, Intr nd interp oort wri eport W esearch Discuss s	alyses roduction to pretation of iting and Et Vriting , Difa , Publishing ion of case	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in g, Plagiarism studies specific to	ware tools  ion, factor analysis s istical analysis s  Writing Report, to the domain ar  able to:	ysis, cluster ana software tools.  Layout of the rea of specializa	Resea tion	arch	cipal componer  07 Hrs  Report, Ethic
Advanced statist Non parametric te analysis. Usage an  Essentials of Rep Significance of R issues related to R Case studies: Course Outcome After going through	ical ana sts, Intr nd interport Wri eport W esearch Discuss s igh this	alyses roduction to pretation of  Iting and En Vriting, Diff I, Publishing ion of case Is course the	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in g, Plagiarism studies specific te estudent will be oncepts of resear	ware tools  sion, factor analysis s istical analysis s  Writing Report, to the domain ar  able to: ch types, data ty	ysis, cluster ana software tools.  Layout of the rea of specializarypes and analysis	Reseation s proc	arch	07 Hrs Report , Ethicares.
Advanced statist Non parametric te analysis. Usage an  Essentials of Rep Significance of R issues related to R Case studies: Course Outcome After going through CO1   Explain te CO2   Apply ap	ical ana sts, Intr nd interp oort wri eport W esearch Discuss s igh this propriat	alyses roduction to pretation of sting and Envirting, Diffu, Publishing ion of case sourse the tiples and core method for	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in g, Plagiarism studies specific te estudent will be oncepts of resear or data collection	ware tools  sion, factor analysis s istical analysis s  Writing Report, to the domain ar  able to: ch types, data ty and analyze the	ysis, cluster ana software tools.  Layout of the rea of specializary pes and analysic data using stat	Reseation as proc	arch	07 Hrs Report , Ethicares.
Advanced statist Non parametric te analysis. Usage an  Essentials of Rep Significance of R issues related to R Case studies: Course Outcome After going through CO1 Explain to CO2 Apply ap CO3 Present re-	ical ana sts, Intr d interport wri- eport Wesearch Discuss s igh this he prince propriate	alyses oduction to pretation of string and Envirting, Diffu, Publishing ion of case secourse the siples and come method for output in a second context of the string of th	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in g, Plagiarism studies specific to e student will be oncepts of resear or data collection structured report	ware tools  sion, factor analysis s  writing Report, to the domain ar  able to: ch types, data ty and analyze the as per the techr	ysis, cluster ana software tools.  Layout of the rea of specializate and analysice data using statical and ethical	Reseation as processistical stand	arch cedui l prir	07 Hrs Report , Ethicares.
Advanced statist Non parametric te analysis. Usage an  Essentials of Rep Significance of R issues related to R Case studies: Course Outcome After going through CO1 Explain to CO2 Apply ap CO3 Present re-	ical ana sts, Intr d interport wri- eport Wesearch Discuss s igh this he prince propriate	alyses oduction to pretation of string and Envirting, Diffu, Publishing ion of case secourse the siples and come method for output in a second context of the string of th	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in g, Plagiarism studies specific te estudent will be oncepts of resear or data collection	ware tools  sion, factor analysis s  writing Report, to the domain ar  able to: ch types, data ty and analyze the as per the techr	ysis, cluster ana software tools.  Layout of the rea of specializate and analysice data using statical and ethical	Reseation as processistical stand	arch cedui l prir	07 Hrs Report , Ethicares.
Advanced statist Non parametric te analysis. Usage an  Essentials of Rep Significance of R issues related to R Case studies: Course Outcome After going through CO1 Explain to CO2 Apply ap CO3 Present res CO4 Create res	ical ana sts, Intr d interport wri- eport Wesearch Discuss s igh this he prince propriate	alyses oduction to pretation of string and Envirting, Diffu, Publishing ion of case secourse the siples and come method for output in a second context of the string of th	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in g, Plagiarism studies specific to e student will be oncepts of resear or data collection structured report	ware tools  sion, factor analysis s  writing Report, to the domain ar  able to: ch types, data ty and analyze the as per the techr	ysis, cluster ana software tools.  Layout of the rea of specializate and analysice data using statical and ethical	Reseation as processistical stand	arch cedui l prir	07 Hrs Report , Ethic res. aciples.
Advanced statist Non parametric te analysis. Usage an  Essentials of Rep Significance of R issues related to R Case studies: Course Outcome After going through CO1 Explain to CO2 Apply ap CO3 Present re CO4 Create re Reference Books  Research M	ical ana sts, Intr d interport wri- eport Wesearch Discuss s igh this he prince propriate esearch desearch desearch	alyses oduction to pretation of string and Envirting, Different Properties of the string and content of the string and con	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in g, Plagiarism studies specific to e student will be oncepts of resear or data collection structured report given engineering	ware tools  sion, factor analysis s  Writing Report, to the domain are  able to: ch types, data ty and analyze the as per the techn ag and managem	ysis, cluster ana software tools.  Layout of the rea of specializate and analysice data using statical and ethical ment problem sit	Reseation as processistical stand	cedui l prir lards	07 Hrs Report , Ethic res. nciples.
Advanced statist Non parametric te analysis. Usage an  Essentials of Rep Significance of R issues related to R Case studies: Course Outcome After going through CO1 Explain to CO2 Apply ap CO3 Present re CO4 Create re Reference Books  1 Research M 4th edition	ical ana sts, Intr d interport wri- eport we esearch Discuss sigh this he prince propriate esearch de Methodo , ISBN:	alyses oduction to pretation of ating and Envirting, Different properties of the course the ciples and course the course the course the course for a properties of the course of the cou	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in g, Plagiarism studies specific to e student will be oncepts of resear or data collection structured report given engineering ods and technique 649-22-5	ware tools  ion, factor analysis s  writing Report, to the domain are  able to: ch types, data ty and analyze the as per the techn ag and managem  ues by, Kothari	ysis, cluster ana software tools.  Layout of the rea of specializate data using statical and ethical nent problem sit  C.R., New Ag	Reseation as proclistical standuation e Inte	eedun I prir lards	O7 Hrs  Report , Ethic  res.  nciples.  onal Publisher
Advanced statist Non parametric te analysis. Usage an  Essentials of Rep Significance of R issues related to R Case studies: Course Outcome After going throughout CO1 Explain to CO2 Apply ap CO3 Present rec CO4 Create rec Reference Books  1 Research M 4th edition 2 Management	ical ana sts, Intr nd interport Wri- eport Wri- esearch Discuss s igh this ne prince propriate esearch desearch desearch desearch from the search desearch d	alyses roduction to pretation of ating and Edviting, Diffusion of case sourse the piples and continue to the method for output in a selesign for a pology Method 1978-93-866 arch Method	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in g, Plagiarism studies specific te e student will be oncepts of researe or data collection structured report given engineerin ods and technique 649-22-5 dology, Krishnas	ware tools  ion, factor analysis s  Writing Report, to the domain ar  able to: ch types, data ty and analyze the as per the techn g and managem  ues by, Kothari  swami, K.N., Si	ysis, cluster ana software tools.  Layout of the rea of specializate data using statical and ethical ment problem sit  C.R., New Ag	Reseation as proclistical standuation e Inte	eedun I prir lards	O7 Hrs  Report , Ethic  res.  nciples.  onal Publisher
Advanced statist Non parametric te analysis. Usage an  Essentials of Rep Significance of R issues related to R Case studies: Course Outcome After going through CO1 Explain to CO2 Apply ap CO3 Present re CO4 Create re  Reference Books  1 Research M 4th edition 2 Manageme Pearson Ec	ical ana sts, Intr nd interport Wri- eport Wri- eport Wri- esearch Discuss s igh this propriate esearch desearch desearch desearch from the search desearch desearch from the search desearch de	alyses roduction to pretation of atting and Envirting, Different Properties of the p	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in g, Plagiarism studies specific to e student will be oncepts of researe or data collection structured report given engineerin ods and technique 649-22-5 dology, Krishnas i, 2006. ISBN:	ware tools  ion, factor analysis s  Writing Report,  to the domain ar  able to: ch types, data ty and analyze the as per the techn g and managem  ues by, Kothari  swami, K.N., Si 978-81-77585-6	ysis, cluster ana software tools.  Layout of the rea of specializate data using statical and ethical and problem sit  C.R., New Ag vakumar, A. I. a 63-6	Reseation as processistical stand unation and M	cedui I pririlards	Report , Ethic res. nciples. onal Publisher
Advanced statist Non parametric te analysis. Usage an  Essentials of Rep Significance of R issues related to R Case studies: Course Outcome After going through CO1 Explain to CO2 Apply ap CO3 Present rec CO4 Create rec Reference Books  1 Research M 4th edition 2 Management Pearson Ec 3 The Research	ical ana sts, Intr d interport wri- eport wri- eport wri- esearch Discuss sugh this he prince propriate esearch de Methodo , ISBN: nt Research Met	alyses roduction to pretation of string and Envirting, Different production of case sourse the siples and complete the sign for a selection of case selectio	unit – IV  multiple regress output from state Unit-V thical issues ferent Steps in g, Plagiarism studies specific te e student will be oncepts of researe or data collection structured report given engineerin ods and technique 649-22-5 dology, Krishnas	ware tools  sion, factor analysis sistical analysis s  Writing Report, to the domain are  able to: th types, data ty and analyze the as per the techning and management  ues by, Kothari swami, K.N., Si 978-81-77585-6 iam M. K. Troc	ysis, cluster ana software tools.  Layout of the rea of specializate data using statical and ethical and problem sit  C.R., New Ag vakumar, A. I. a 63-6	Reseation as processistical stand unation and M	cedui I pririlards	Report , Ethic res. nciples. onal Publisher

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks

	SEMESTER : II						
	MINOR PROJECT						
<b>Course Code</b>	Course Code : 18MCN24 CIE Marks : 100						
Credits L: T: P	:	0:0:2		SEE Marks	:	100	
Hours/Week	:	4		SEE Duration	:	3 Hrs	

### **GUIDELINES**

- 1. Each project group will consist of maximum of two students.
- 2. Each student / group has to select a contemporary topic that will use the technical knowledge of their program of study after intensive literature survey.
- 3. Allocation of the guides preferably in accordance with the expertise of the faculty.
- 4. The number of projects that a faculty can guide would be limited to four.
- 5. The minor project would be performed in-house.
- 6. The implementation of the project must be preferably carried out using the resources available in the department/college.

uel	department/conege.						
Course	Course Outcomes						
After completing the course, the students will be able to:							
CO1	Conceptualize, design and implement solutions for specific problems.						
CO2	Communicate the solutions through presentations and technical reports.						
CO3	Apply resource managements skills for projects.						
CO4	Synthesize self-learning, team work and ethics.						

### **Scheme of Continuous Internal Examination**

Evaluation will be carried out in 3 phases. The evaluation committee will comprise of 4 members: Guide, Two Senior Faculty Members and Head of the Department.

Phase	Activity	Weightage
I	Synopsys submission, Preliminary seminar for the approval of selected	20%
	topic and objectives formulation	
II	Mid term seminar to review the progress of the work and documentation	40%
III	Oral presentation, demonstration and submission of project report	40%

<sup>\*\*</sup> Phase wise rubrics to be prepared by the respective departments

### CIE Evaluation shall be done with weightage / distribution as follows:

•	Selection of the topic & formulation of objectives	10%
•	Design and simulation/ algorithm development/ experimental setup	25%
•	Conducting experiments/ implementation / testing	25%
•	Demonstration & Presentation	15%
•	Report writing	25%

### **Scheme of Semester End Examination (SEE):**

The evaluation will be done by ONE senior faculty from the department and ONE external faculty member from Academia / Industry / Research Organization. The following weightages would be given for the examination. Evaluation will be done in batches, not exceeding 6 students.

•	Brief write up about the project	05%
•	Presentation / Demonstration of the Project	20%
•	Methodology and Experimental results & Discussion	25%
•	Report	20%
•	Viva Voce	30%

### **SEMESTER: II** VLSI TESTING (Professional Elective-C1) **Course Code 18MVE2C1 CIE Marks** 100 Credits L:T:P 4:0:0 **SEE Marks** 100 Hours 52L **SEE Duration** 3 Hrs : : Unit – I 9 Hrs

**Introduction to Testing:** Role of testing VLSI circuits, VLSI trends affecting testing, Physical Faults, Stuckat Faults, Stuck open Faults, Permanent, Intermittent and Pattern Sensitive Faults, Delay Faults.

**Fault Modeling-** Functional Testing, Structural Testing, Types of Fault Models, Stuck-at Faults, Bridging Faults, cross point faults, Fault Equivalence, Fault Dominance

Unit – II 9 Hrs

**Testability Measure** – Controllability, Observability, SCOAP measures for combinational and sequential circuits.

**ATPG for Combinational Circuits:** Path Sensitization Methods, Roth's D- Algorithm, Boolean Difference, PODEM Algorithm. Complexity of Sequential ATPG, Time Frame Expansion.

Unit – III 10 Hrs

**Design for Testability-** Ad-hoc, Structured DFT- Scan method, Scan Design Rules, Overheads of Scan Design, partial scan methods, multiple chain scan methods.

**Fault Simulation**- Fault Simulation algorithm- Serial, Parallel, Deductive and Concurrent Fault Simulation.

**Boundary Scan Standard** - TAP Controller, Test Instructions.

Unit – IV 10 Hrs

### **Self test And Test Algorithms**

Built-In self-Test, test pattern generation for BIST, response compaction - Parity checking, Ones counting, Transition Count, Signature analyzer. Circular BIST, BIST Architectures.

Testable Memory Design Test Algorithms, Reduced Functional Faults-MARCH and MAT+ algorithm. Test generation for Embedded RAMs.

Unit – V 10 Hrs

### **Fault Diagnosis**

Logical Level Diagnosis, Diagnosis by UUT reduction, Fault Diagnosis for Combinational Circuits, Self-checking design, System Level Diagnosis.

### Course Outcomes

### After completing the course, the students will be able to

- CO1 | Acquire knowledge about fault modeling & collapsing.
- CO2 | Analyse various combinational ATPG techniques
- CO3 | Evaluate the significance of sequential test pattern generation
- CO4 Develop fault simulation techniques & fault diagnosis methods.

### **Reference Books:**

- 1. Essentials of Electronic Testing for Digital Memory & Mixed Signal VLSI Circuits, Michael L.Bushnell, Vishwani D. Agrawal, Kluwer Academic Publications, 1999.
- 2. Digital Systems Testing and Testable Design, MironAbramovici, Melvin A. Breuer, Arthur D. Friedman, 3rd Edition, Jaico Publishing House, 2004
- 3. Logical testing & design for testability, Hideo Fujiwara,, The MIT Press.
- 4. Digital Circuit Testing and Testability, Parag.K.Lala, Academic Press.

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks

			SEMESTER:	П				
			MACHINE LEAR					
			(Professional Elect	=				
			Common to VLSI, CS, CN					
Cours	se Code	:	18MCS2C2	CIE Marks	:	100		
Credi	its L:T:P	:	4:0:0	SEE Marks	:	100		
Hours	s	:	52L	SEE Duration	:	3 Hrs		
			Unit – I				10 Hrs	
			of Probability Theory, Model Select					
	•		sis Function models, Bias Variance				_	
	•		cent, Discriminant Functions, Bay	esian Logistic regression	1. E	kamples	on linear	
regres	sion, logistic reg	res					11 11	
<u> </u>			Unit – II				11 Hrs	
_	vised Learning		omnocentations Construction of a lea	mal Dadial Dasia Franci	N		Comorion	
			epresentations, Construction of a ken nods. Sparse Kernel Machines: Maxi					
	am, mixer and k		*	mum margin classificis (i	) V 1VI	), IX V IVI	. Examples	
on spu	iii, iiiixoi aiia ii i	100	Unit – III				11 Hrs	
Unsur	pervised Learni	ng						
_	•	_	eans Clustering, Mixtures of Gaus	sians, Maximum likeliho	ood,	EM fo	r Gaussian	
			rithm in General, Principal Compon	nent Analysis, Probabilis	tic F	CA. Ex	kamples on	
Marke	et booklet analys	S					1	
			Unit – IV				11 Hrs	
	om Forests							
			of Random Forests, Details of Rand					
	•			sis of Random Forests,	var	iance a	nd the De-	
Correi	ation Ellect, Bia	ıs,	Adaptive Nearest Neighbors.  Unit –V				09 Hrs	
Fncon	nble Learning		Cint – v				07 1113	
		<b>,</b> 2	and Regularization Paths, Penalized	Regression The "Bet	on S	narsity'	Principle	
			ver-fitting and Margins, Learning E					
Ensen				21 12, III 8 II			,	
Cours	se Outcomes							
			s course the student will be able to:					
CO1	•		es of Probability, data distributions a					
CO2	* * *	ari	ous dimensionality reduction tech	nniques and learning i	node	ls for	the given	
GO2	Application.	cc		. 11 . 11				
CO3	·		erent types of supervised and unsuper					
CO4		las	sification and regression algorithms	for given data set.				
Refer	ence Books							
1.			tion and Machine Learning, Christ 13: 978-0387-31073-2.	copher M Bishop, 2 <sup>nd</sup> E	ditio	n, Febr	uary 2006,	
2.	The Elements Edition, 2008,	oi Si	f Statistical Learning, Trevor Hastic oringer, ISBN 978-0-387-84858-7					
3.	Data Mining -	Edition, 2008, Springer, ISBN 978-0-387-84858-7  Data Mining – Concepts and Techniques, Jiawei Han and Micheline Kamber, Morgan Kaufmann, 3 <sup>rd</sup> Edition, 2006, Elsevier, ISBN 1-55860-901-6						
	, ,		sevier, ISBN 1-55860-901-6					

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks

	SEMESTER : II					
	HIGH SPEED VLSI DESIGN					
		(Professional Elective	e-C3)			
<b>Course Code</b>	:	18MVE2C3	CIE Marks	:	100	
Credits L:T:P	:	4:0:0	SEE Marks	:	100	
Hours	:	52L	SEE Duration	:	3 Hrs	

Unit – I 10 Hrs

**Introduction to high speed digital design**: Frequency, time and distance issues in digital VLSI design. Capacitance and inductance effects, high speed properties of logic gates, speed and power. Modeling of wires, geometry and electrical properties of wires, Electrical models of wires, transmission lines, lossless LC transmission lines, lossy RLC transmission lines and special transmission lines

Unit – II 11 Hrs

**Power distribution and Noise**: Power supply network, local power regulation, IR drops, area bonding. Onchip bypass capacitors and symbiotic bypass capacitors. Power supply isolation. Noise sources in digital systems, power supply noise, crosstalk and inter symbol interference. Power distribution on chips.

Unit – III 11 Hrs

**Signaling convention and circuits**: Signaling modes for transmission lines, signaling over lumped transmission media, signaling over RC interconnect, driving lossy LC lines, simultaneous bi-directional signaling terminations, transmitter and receiver circuits.

Unit – IV 11 Hrs

### Clocked & non clocked Logics:

Non clocked Logic Styles: Static CMOS, DCVS Logic, Non-Clocked Pass Gate Families

ClockedLogic Styles: Single-Rail Domino Logic, Dual-Rail Domino Structures

Unit –V 09 Hrs

### **Latching Strategies:**

Basic Latch Design, and Latching single-ended logic and Differential Logic, Race Free Latches for Precharged Logic Asynchronous Latch Techniques, DDR memories.

### **Course Outcomes**

### After going through this course the student will be able to:

CO1	Investigate the special requirements that are imposed on high speed digital design.
CO2	Analyze the characteristics of transmission lines and high speed latches and circuits.
CO3	Analyze the Signaling convention in transmission media and high speed digital logics.
CO4	Evaluate the performance of various transmission lines and high speed digital circuits.

### Reference Books

1	Digital Systems Engineering, William S. Dally & John W. Poulton, Cambridge University Press,
	1998. ISBN 0-521-59292-5
2	High Speed CMOS Design Styles, Kerry Bernstein, Keith M. Carrig, Christopher M. Durham,
	Patrick R. Hansen, David Hogenmiller, Edward J. Nowak, Norman J. Rohrer., Kluwer Academic
	Publishers in 1999 ISBN 978-1-4613-7549-4

- High Speed Digital Circuits, Masakazu Shoji, Addison Wesley Publishing Company, 1996. *ISBN* 978-0201634839.
- 4 High Speed Digital Design, Howard Johnson & Martin Graham, A Handbook of Black Magic, Prentice Hall PTR, 1993.

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks

### **SEMESTER: II** LOW POWER VLSI DESIGN (Professional Elective-D1) **Course Code 18MVE2D1 CIE Marks** 100 Credits L:T:P : 4:0:0 **SEE Marks** : 100 Hours 52L **SEE Duration** 3 Hrs : : Unit – I 10 Hrs

### **Introduction and Algorithm Level Low power Methods:**

Introduction: Need for low power VLSI chips, Sources of power dissipation on Digital Integrated circuits. Emerging Low power approaches, Physics of power dissipation in CMOS devices.

Algorithm Level low power Methods: Introduction, design flow, Algorithmic level analysis & optimization.

Unit – II 10 Hrs

### **Device & Technology Impact on Low Power:**

Dynamic dissipation in CMOS, Transistor sizing & gate oxide thickness, Impact of technology Scaling, Technology & Device innovation.

Unit – III 9 Hrs

### **Power estimation methods**

Simulation Power analysis:

SPICE circuit simulators, gate level logic simulation, capacitive power estimation, static state

power, gate level capacitance estimation, architecture level analysis, data correlation analysis in DSP systems, Monte Carlo simulation.

Probabilistic power analysis:

Random logic signals, probability & frequency, probabilistic power analysis techniques, signal entropy.

Unit – IV 9 Hrs

### Low Power Design at Circuit level and Logic Level:

Low Power Design at Circuit level: Power consumption in circuits. Flip Flops & Latches design, high capacitance nodes, low power digital cells library.

Low Power Design at Logic level: Gate reorganization, signal gating, logic encoding, state machine encoding, pre-computation logic.

Unit – V 10 Hrs

### Low power Design at Architecture/System Level and Clock distribution:

Low power Architecture & Systems: Architectural level estimation & synthesis, Power & performance management, switching activity reduction, parallel architecture with voltage reduction, flow graph transformation, low power arithmetic components, low power memory design.

Low power Clock Distribution: Power dissipation in clock distribution, single driver Vs distributed buffers, Zero skew Vs tolerable skew, chip & package co design of clock network.

### **Course Outcomes:**

### After going through this course the student will be able to:

- Acquire the knowledge of the device physics, principles of analysis tools, circuits levels, logic levels and clock distribution techniques for low power designs.
- CO2 Identify, formulate, and solve engineering system design problems using low power VLSI design approaches and engineering tools.
- CO3 Use the techniques and skills in system designing through modern engineering tools such as logic works SPICE and description languages such as VHDL and Verilog.
- CO4 Design digital systems, components or processes to meet the desired low power needs within realistic constraints and create a research oriented platform in thrust areas such as Energy recovery, Quantum computation, Adiabatic computation, etc.

# Reference Books

- 1. Low Power Design Methodologies, Jan M. Rabaey and MassoudPedram, Kluwer Academic Publishers, 5th reprint, ISBN 978-1-46 13-5975-3, 2002.
- 2. Practical Low Power Digital VLSI Design, Gary K. Yeap, Kluwer Academic Publishers, ISBN 978-1-4613-7778-8, 2002.

- 3. Low-Power CMOS VLSI Circuit DesignKaushik Roy and Sharat Prasad, John Wiley, 2000. ISBN 13 9788126520237
- 4. Low-Power VLSI Circuits and Systems, Ajit Pal, Springer publications, ISBN: ISBN 978-81-322-1936-1, 2015

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks

	SEMESTER : II						
	ADVANCED EMBEDDED PROCESSORS						
		(Prof	fessional Elective-l	D2)			
Course Code	:	18MVE2D2		CIE Marks	:	100	
Credits L:T:P	:	4:0:0		SEE Marks	:	100	
Hours	:	52L		SEE Duration	:	3 Hrs	
Unit – I					10 Hrs		

### Introduction

Embedded Processor Selection, PowerPC, ARM Cortex, SoC, Digital Signal Processors

### **ARM Cortex-M Series Technical Overview**

Cortex-M Processor Family, Product Portfolio, Advantages, Applications, Cortex Microcontroller Software Interface Standard (CMSIS), General Information, Features

Unit – II	10 Hrs
Omt – H	10 111 5

### **Architecture of ARM Cortex-M Processor**

Programmer's Model, Application Program Status Register (APSR), Memory

System, Exceptions & Interrupts, System Control Block, Debug, Reset & Reset Sequence

### **Instruction Set-I**

Assembly Language Syntax, Suffixes for Assembly Instructions, Unified Assembly Language,

**Assembly Instructions** 

Unit – III 9 Hrs

### **Instruction Set-II**

Cortex-M4/M7 Specific Instructions, Barrel Shifter

### **Memory System**

Memory Map, Connecting Cortex-M3/M4 with Memory & Peripherals, Endianness, Data

Alignment & Unaligned Data Access Support, Bit Band Operations, Memory Access Attributes,

Exclusive Access, Memory Barriers, Memory System in a MCU.

Unit – IV 9 Hrs

### **Exceptions & Interrupts**

Overview of Exceptions and Interrupts, Exception Types, Interrupt Management, Vector Table & Vector Table Relocation, Interrupts Inputs & Pending Behaviours, Exceptions Sequence

Overview, Details pf NVIC Registers for Interrupt Control, SCB Registers for Exceptions &

Interrupt Control, Special Registers for Exceptions Masking, Procedures in Setting up Interrupts,

Software Interrupts. Exception Handler in C, Stack Frames, Exception Sequences.

Unit – V 10 Hrs

### **Low Power and System Control Features**

Low Power Designs, Low Power Features, Using WFI & WFE Instructions in for Programming, Developing Low Power Applications, The SysTick Timer, Self-Reset, CPU ID Base Register, Configuration Control Register, Auxiliary Control Registers, Co-Processor Access Control

Register.

### **OS Support Features**

Shadowed Stack Pointer, SVC Exception, PendSV Exception, Context Switching in Action, Exclusive Accesses.

### **Course Outcomes**

### After going through this course the student will be able to:

CO1	Understand the architecture, instruction set, memory organization and addressing modes of the embedded processors.
CO2	Realize real time signal processing applications & primitive OS operations on different ARM
	architectures by making use of software libraries.
CO3	Perform market survey of available embedded processors & arrive at the required processor for solving the given problem statement.
CO4	Engage in self-study to formulate, design, implement, analyze and demonstrate

Ref	erence Books
1.	The Definitive Guide to the ARM Cortex-M3& M4 Processors, Joseph Yiu, , 3 <sup>rd</sup> Edition, Newnes (Elsevier), 2014, ISBN:978-93-5107-175-4
2.	ARM System Developers Guide, Andrew N Sloss, Dominic Symes, Chris Wright, Elsevier, Morgan Kaufman publishers, 2008, ISBN-13:9788181476463
3.	ARM System on Chip Architecture, Steve Furber, Pearson Education Limited, 2nd Edition,2000, ISBN-13:9780201675191
4.	Technical reference manual for ARM processor cores, including Cortex M3, M4, M7 processor families.

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks

### **SEMESTER: II** VLSI DIGITAL SIGNAL PROCESSING SYSTEMS (Professional Elective-D3) (Common to VLSI & ES and CS) **Course Code 18MVE2D3 CIE Marks** 100 : Credits L:T:P : 4:0:0 **SEE Marks** : 100 Hours **52L SEE Duration** 3 Hrs : Unit - I 10Hrs **Introduction to digital Signal Processing systems** Introduction, Typical DSP algorithms, DSP Application demands and scaled CMOS technologies, Representations of DSP algorithms. Unit - II 10Hrs Pipelining and parallel processing Introduction, Pipelining of FIR Digital filters, parallel processing, pipelining and parallel processing for low power. Unit - III 10Hrs Algorithmic strength reduction in filters and transforms Introduction, parallel FIR filters, Discrete Cosine transform and inverse DCT, Parallel architectures for Rank-Order Filters. Unit – IV 9 Hrs Pipelined and parallel Recursive and Adaptive Filters Introduction, Pipeline interleaving in digital Filters, pipelining in 1st order IIR digital filters, Pipelining in higher order IIR Digital filters, parallel processing for IIR filters, combined pipelining and parallel processing for IIR filters, low power IIR digital Filter Design using Pipelining and parallel processing, Pipelined Adaptive Digital Filters. Unit - V 9 Hrs Programmable digital Signal Processor Introduction, evolution of programmable Digital Signal processors, Important feature of DSP processors, DSP Processors for Mobile and wirelesses communication, Processor for multimedia signal Processing. **Course Outcomes** After going through this course the student will be able to: Develop a strong grounding in the fundamentals of VLSI digital signal processing, CO<sub>2</sub> Understand DSP architectures and CMOS technologies to describe, analyze, and solve problems in VLSI digital signal processing. CO3 Evaluate and test the modern VLSI digital signal processing systems using simulation tool. Design suitable algorithm for specific applications & Develop applications using general purpose digital signal processors **Reference Books** VLSI Digital Signal processing systems :Design and implementation", Keshab K. Parthi, Wiley 1999,ISBN: 81-265-1098-6. Digital Signal Processing and applications with C6713 and C6416 DSK, Rulph chasseing, Wiley 2005. 2

Digital Signal Processing System Design: Lab view based hybrid programming, Nasser Kehtarnavaz,

Academic press 2008.

3.

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks

				SEMESTER : II					
	BUSINESS ANALYTICS								
(Global Elective-G01)									
Course	e Code	:	18CS2G01		CIE Marks	:	100		
Credit	s L: T: P	:	3:0:0		SEE Marks	:	100		
Hours		:	39L		SEE Duration	:	3 Hrs		
				Unit – I	I		08 H	Irs	
Overvi Busine Statisti	ss Analytic	ines s Pr	ocess and organ	cope of Business analytics, nization, competitive advant n, Descriptive Statistical me	ages of Business Ar	aly	ics. ability distributio	on and	
T 1	J D			Unit – II			08	Hrs	
Model Analyt	lling Relati	ons el, I	Data and model	ds in Data, simple Linear s for Business analytics, pro					
				Unit – III			08	Hrs	
Team 1	managemen ring contrib	it, N utic	on of Business	sues, Designing Information analytics, Managing Change alytics analysis.					
				Unit – IV			08	Hrs	
Qualit Time S	Series, For	Jud ecas	gmental Foresting Models	casting, Statistical Forecasti for Time Series with a with Casual Variables, Selec	Linear Trend, For	reca	sting Time Series		
				Unit –V				Hrs	
Formula The Va	alue of Infor	sior rma s	tion, Utility and	cision Strategies with and was Decision Making.	vithout Outcome, Pr	obal	pilities, Decision	Trees,	
CO1				d models for Business Anal	vtics				
CO2	•		*	or modelling and prediction	*				
	•			of moderning and prediction of the insights by translating da					
CO3	Ŭ								
CO4		uec	rision problems	to solve business application	DIIS				
1	Business analytics Principles, Concepts, and Applications FT Press Analytics, Marc J. Schniederjans, Dara G. Schniederjans, Christopher M. Starkey, 1st Edition, 2014, ISBN-13: 978-0133989403, ISBN-10: 0133989402								
2	Sons, ISB	N:9	781118983881	lytics: Identifying the Path  DOI:10.1002/97811189838	881,1 <sup>st</sup> Edition 2014				
3	10: 03219	978	24	Evans, Pearsons Education 2					
4	Predictive Business Analytics Forward Looking Capabilities to Improve Business, Gary Cokins and Lawrence Maisel, Wiley; 1 <sup>st</sup> Edition, 2013.								

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks

SEMESTER : II							
	INDUSTRIAL AND OCCUPATIONAL HEALTH AND SAFETY						
			(Global Elective-G02)				
Course Code	:	18CV2G02	CIE	:	100 Marks		
Credits L: T: P	:	3:0:0	SEE	:	100 Marks		
Hours	:	39L	SEE Duration	:	3 Hrs		

UNIT – I 7 Hrs

**Industrial safety**: Accident, causes, types, results and control, mechanical and electrical hazards, types, causes and preventive steps/procedure, describe salient points of factories act 1948 for health and safety, wash rooms, drinking water layouts, light, cleanliness, fire, guarding, pressure vessels, etc, Safety color codes. Fire prevention and fire fighting, equipment and methods.

UNIT – II 9 Hrs

Occupational health and safety: Introduction, Health, Occupational health: definition, Interaction between work and health, Health hazards, workplace, economy and sustainable development, Work as a factor in health promotion. Health protection and promotion Activities in the workplace: National governments, Management, Workers, Workers' representatives and unions, Communities, Occupational health professionals. Potential health hazards: Air contaminants, Chemical hazards, Biological hazards, Physical hazards, Ergonomic hazards, Psychosocial factors, Evaluation of health hazards: Exposure measurement techniques, Interpretation of findings recommended exposure limits. Controlling hazards: Engineering controls, Work practice controls, Administrative controls. Occupational diseases: Definition, Characteristics of occupational diseases, Prevention of occupational diseases.

UNIT – III 9 Hrs

Hazardous Materials characteristics and effects on health: Introduction, Chemical Agents, Organic Liquids, Gases, Metals and Metallic Compounds, Particulates and Fibers, Alkalies and Oxidizers, General Manufacturing Materials, Chemical Substitutes, Allergens, Carcinogens, Mutagens, Reproductive Hazards, Sensitizers and Teratogens, Recommended Chemical Exposure Limits. Physical Agents, Noise and Vibration, Temperature and Pressure, Carcinogenicity, Mutagenicity and Teratogenicity. Ergonomic Stresses: Stress-Related Health Incidents, Eyestrain, Repetitive Motion, Lower Back Pain, Video Display Terminals.

UNIT – IV 7 Hrs

Wear and Corrosion and their prevention: Wear- types, causes, effects, wear reduction methods, lubricants-types and applications, Lubrication methods, general sketch, working and applications, i. Screw down grease cup, ii. Pressure grease gun, iii. Splash lubrication, iv. Gravity lubrication, v. Wick feed lubrication vi. Side feed lubrication, vii. Ring lubrication, Definition, principle and factors affecting the corrosion. Types of corrosion, corrosion prevention methods.

UNIT – V 7 Hrs

**Periodic and preventive maintenance**: Periodic inspection-concept and need, degreasing, cleaning and repairing schemes, overhauling of mechanical components,

over hauling of electrical motor, common troubles and remedies of electric motor, repair complexities and its use, definition, need, steps and advantages of preventive maintenance. Steps/procedure for periodic and preventive maintenance of: I. Machine tools, ii. Pumps,

iii. Air compressors, iv. Diesel generating (DG) sets, Program and schedule of preventive maintenance of mechanical and electrical equipment, advantages of preventive maintenance. Repair cycle concept and importance.

### **Course Outcomes**

### After successful completion of this course the student will be able to:

CO1	Explain the Industrial and Occupational health and safety and its importance.
CO2	Demonstrate the exposure of different materials, occupational environment to which the employee
	Can expose in the industries.
CO3	Characterize the different type materials, with respect to safety and health hazards of it.

CO4	Analyze the different processes with regards to safety and health and the maintenance required in								
	The industries to avoid accidents.								
Refer	Reference Books								
1.	Maintenance Engineering Handbook, Higgins & Morrow, SBN 10: 0070432015 / ISBN 13: 9780070432017, Published by McGraw-Hill Education. Da Information Services.								
2.	H. P. Garg, Maintenance Engineering Principles, Practices & Management, 2009,S. Chand and Company, New Delhi, ISBN:9788121926447								
3.	Fundamental Principles of Occupational Health and Safety, Benjamin O. ALLI, Second edition, 2008 International Labour Office – Geneva: ILO, ISBN 978-92-2-120454-1								
4.	Foundation Engineering Handbook, 2008, Winterkorn, Hans, Chapman & Hall London. ISBN:8788111925428.								

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of quizzes (Q), tests (T) and assignments. A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. The three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) solving innovative problems 2) seminar/new developments in the related course 3) Laboratory/field work 4) mini project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks:

				SEME	STER : II				
			MODEL			ROGRAMMING			
Com	usa Cada		1011/12/202	(Global E	Elective-G	*		100	
	rse Code dits L: T: P	:	18IM2G03 3:0:0			CIE Marks SEE Marks	:	100 100	
Hou		:	39L			SEE Duration	:	3 H	na
1100	15	•	39L	Unit – I		SEE Duration	•	3 111	08 Hrs
				o Linear Progra ex Algorithm –		oblem tificial Variables			
				Unit – II					08 Hrs
						ues, Revised simple	ex me	ethod	
Dua	<b>lity:</b> Primal-Du	ial re	elationships, E	conomic interp		duality			T
				Unit – III					08 Hrs
						sensitivity analysis ty and optimality	- cha	anges i	n RHS, Change
				Unit – IV	•				08 Hrs
Prot	olems.			Unit –V					07 Hrs
						n, solution method of Salesman Problem			nt problem-
	rse Outcomes r going throug	gh tl	nis course the	student will be	e able to:				
CO		e vai	rious Linear Pr	ogramming mo	odels and the	neir areas of applica	ation	•	
CO2				s using Linear					
CO	•					gramming techniq	ues.		
CO	Analyze so	luti	ons obtained tl	nrough Linear F	Programmi	ng techniques.			
Ref	erence Books								
1	Operation Rese	earcl	h An Introduct	ion, Taha H A,	8 <sup>th</sup> Edition	i, 2009, PHI, ISBN	: 013	04880	89.
2	2 <sup>nd</sup> Edition, 20	٥0, ۲	Wiley & Sons	(Asia) Pvt Ltd,	ISBN 13:	Philips, Ravindran a 978-81-265-1256-0	)		
	ISBN 13: 978-	0-07	7-133346-7			, Basu, 9 <sup>th</sup> Edition,			
<ul> <li>ISBN 13: 978-0-07-133346-7</li> <li>Operations Research Theory and Application, J K Sharma, 4<sup>th</sup> Edition, 2009, Pearson Education Pvt Ltd, ISBN 13: 978-0-23-063885-3.</li> </ul>								on Edi	

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of quizzes (Q), tests (T) and assignments. A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. The three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) solving innovative problems 2) seminar/new developments in the related course 3) Laboratory/field work 4) mini project.

Total CIE (Q+T+A) is 20+50+30=100 Marks.

### Scheme of Semester End Examination (SEE) for 100 marks:

### **SEMESTER: II** PROJECT MANAGEMENT (Global Elective-G04) 100 **Course Code** 18IM2G04 **CIE Marks** Credits L: T: P 100 3:0:0 **SEE Marks** : 3 Hrs Hours 39L **SEE Duration** Unit – I 08 Hrs

**Introduction**: Project Planning, Need of Project Planning, Project Life Cycle, Roles,

Responsibility and Team Work, Project Planning Process, Work Breakdown Structure (WBS), Introduction to Agile Methodology.

Unit – II 08 Hrs

Capital Budgeting: Capital Investments: Importance and Difficulties, phases of capital budgeting, levels of decision making, facets of project analysis, feasibility study -a

schematic diagram, objectives of capital budgeting

Unit - III

08 Hrs

**Project Costing:** Cost of Project, Means of Finance, Cost of Production, Working Capital Requirement and its Financing, Profitability Projections, Projected Cash Flow Statement, Projected Balance Sheet, Multi-year Projections, Financial Modeling, Social Cost Benefit

Analysis

Unit – IV 08 Hrs

**Tools & Techniques of Project Management:** Bar (GANTT) chart, bar chart for combined activities, logic diagrams and networks, Project evaluation and review Techniques (PERT) Critical Path Method (CPM), Computerized project management

Unit-V 07 Hrs

**Project Management and Certification:** An introduction to SEI, CMMI and project management institute USA – importance of the same for the industry and practitioners. PMBOK 6 - Introduction to Agile Methodology, Themes / Epics / Stories, Implementing Agile.

**Domain Specific Case Studies on Project Management:** Case studies covering project planning, scheduling, use of tools & techniques, performance measurement.

### **Course Outcomes**

After going through this course the student will be able to:

- CO1 Explain project planning activities that accurately forecast project costs, timelines, and quality.

  CO2 Evaluate the budget and cost analysis of project feasibility.

  CO3 Analyze the concepts, tools and techniques for managing projects.

  Illustrate project management practices to meet the needs of Domain specific stakeholders from multiple sectors of the economy (i.e. consulting, government, arts, media, and charity organizations).
- Reference Books
- Project Planning Analysis Selection Financing Implementation & Review, Prasanna Chandra, 8<sup>th</sup> Edition, 2010, Tata McGraw Hill Publication, ISBN 0-07-007793-2.
- A Guide to the Project Management Body of Knowledge (PMBOK Guide), Project Management Institute, 5<sup>th</sup> Edition, 2013, ISBN: 978-1-935589-67-9
- 3 Project Management A System approach to Planning Scheduling & Controlling, Harold Kerzner, 11<sup>th</sup> Edition, 2013, John Wiley & Sons Inc., ISBN 978-1-118-02227-6.
- 4 Project Management Planning and Controlling Techniques, Rory Burke, 4<sup>th</sup> Edition, 2004, John Wiley & Sons, ISBN: 9812-53-121-1

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of quizzes (Q), tests (T) and assignments. A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. The three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) solving innovative problems 2) seminar/new developments in the related course 3) Laboratory/field work 4) mini project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks:

				SEMESTI				
			EN	VERGY MAN				
<u> </u>	G 1	-	40077400	(Global Elect			100	
Course		:	18CH2G05		CIE Marks	- :	100	
Hours	s L: T: P	:	3:0:0 39L		SEE Marks SEE Duration	:	100 3 Hr	•
nours		·	39L	Unit-I	SEE Duration		ЭПІ	08 Hrs
Energy	y conservation:	•		CIIIt-I				001118
	,		ervation, Energy	audit and type	es of energy audit, Energy	conserv	ation	approache
					s and classification.			11
				Unit-II				08 Hrs
Wet B	iomass Gasifie	rs:						W.
Introdu	ction, Classific	atio	on of feedstock fo	or biogas gene	ration, Biomass conversion	n techno	logies	: Wet and
• •	•				s affecting bio-digestion,			of
biogas	plants, Floating	dr,	um plant and fix		their advantages and disa	dvantage	S	T 00 ==
	~			Unit –III				08 Hrs
•	omass Gasifier			-1:£:	- C1-:		е т	" 1
					of biomass, Classification		ners, F	ıxea
bea sys	stems: Construc	tio	n and operation of		nd down draught gasifiers	8.		0011
Calani	Photovoltaic:			Unit –IV				08Hrs
		aic	conversion of so	lar energy Tyr	oes of solar cells and fabri	ication		
_	Energy:	iic	conversion or so	rai chergy, ry	cs of solar cells and fault	ication.		
	••	inf	luencing wind, V	WECS & class	fication			
Classii	reactors, r actors	1111	rachenig wina,	Unit –V	ileation.			07 Hrs
Altern	ative liquid fue	els:						1 * 1 ====
	-		oduction: Raw n	naterials, Pre-t	reatment, Conversion pro	ocesses v	with de	etailed flo
					ification and shift conve			
hyacin			•	•				
Course	e Outcomes							
			tion of this cour					
CO1	Understand th	ie i	ise alternate fuels	s for energy co	nversion			
CO2	Develop a sch	nen	ne for energy aud	lit				
CO3	Evaluate the f	fact	ors affecting bio	mass energy co	onversion			
CO4	Design a biog	gas	plant for wet and	l dry feed				
Refere	nce Books							
1	Nonconventio ISBN 13: 9788			V Desai, 5 <sup>th</sup> Ed	ition, 2011, New Age Inte	ernationa	l (P) L	imited,
2			gy - A Practical ucation, ISBN-13		Khandelwal K C and Ma 7239.	hdi S S,	Vol. 1	& II, 19

Biomass Conversion and Technology, Charles Y Wereko-Brobby and Essel B Hagan, 1st Edition,

Solar Photovoltaics: Fundamental Applications and Technologies, C. S. Solanki, 2<sup>nd</sup> Edition, 2009,

1996, John Wiley & Sons, ISBN-13: 978-0471962465.

Prentice Hall of India, ISBN: 9788120343863.

3

4

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks.

### Scheme of Semester End Examination (SEE) for 100 marks

### **SEMESTER: II** INDUSTRY 4.0 (Global Elective-G06) **Course Code** 100 18ME2G06 **CIE Marks** Credits L: T: P **SEE Marks** 100 3:0:0 : Hours 39L **SEE Duration** 3 Hrs : : 07Hrs Unit - I

Introduction: Industrial, Internet, Case studies, Cloud and Fog, M2M Learning and Artificial Intelligence,

AR, Industrial Internet Architecture Framework (IIAF), Data Management.

Unit – II 08Hrs
munication Protocols, Wireless Communication Technologies,

**The Concept of the HoT:** Modern Communication Protocols, Wireless Communication Technologies, Proximity Network Communication Protocols, TCP/IP, API: A Technical Perspective, Middleware Architecture.

Unit – III 08Hrs

**Data Analytics in Manufacturing**: Introduction, Power Consumption in manufacturing, Anomaly Detection in Air Conditioning, Smart Remote Machinery Maintenance Systems with Komatsu, Quality Prediction in Steel Manufacturing.

Internet of Things and New Value Proposition, Introduction, Internet of Things Examples, IoTs Value Creation Barriers: Standards, Security and Privacy Concerns.

Advances in Robotics in the Era of Industry 4.0, Introduction, Recent Technological Components of Robots, Advanced Sensor Technologies, Artificial Intelligence, Internet of Robotic Things, Cloud Robotics.

Unit – IV 08 Hrs

Additive Manufacturing Technologies and Applications: Introduction, Additive Manufacturing (AM) Technologies, Stereo lithography, 3DP, Fused Deposition Modeling, Selective Laser Sintering, Laminated Object Manufacturing, Laser Engineered Net Shaping, Advantages of Additive Manufacturing, Disadvantages of Additive Manufacturing.

Advances in Virtual Factory Research and Applications, The State of Art, The Virtual Factory Software , Limitations of the Commercial Software

Unit –V 08 Hrs

**Augmented Reality:** The Role of Augmented Reality in the Age of Industry 4.0, Introduction, AR Hardware and Software Technology, Industrial Applications of AR, Maintenance, Assembly, Collaborative Operations, Training.

Smart Factories: Introduction, Smart factories in action, Importance, Real world smart factories, The way forward.

A Roadmap: Digital Transformation, Transforming Operational Processes, Business Models, Increase Operational Efficiency, Develop New Business Models.

### **Course Outcomes**

### After going through this course the student will be able to:

CO1	Understand the opportunities, challenges brought about by Industry 4.0 for benefits of organizations and individuals
CO2	Analyze the effectiveness of Smart Factories, Smart cities, Smart products and Smart services
CO3	Apply the Industrial 4.0 concepts in a manufacturing plant to improve productivity and profits

CO4 Evaluate the effectiveness of Cloud Computing in a networked economy

### Reference Books

- Industry 4.0 the Industrial Internet of Things, Alasdair Gilchrist, Apress Publisher, ISBN-13 (pbk): 978-1-4842-2046-7
- 2 Industry 4.0: Managing The Digital Transformation, Alp Ustundag, Emre Cevikcan, Springer, 2018 ISBN 978-3-319-57869-9.
- Designing the industry Internet of things connecting the physical, digital and virtual worlds, Ovidiu
- 3 Vermesan and Peer Friess, Rivers Publishers, 2016 ISBN 978-87-93379-81-7
- The concept Industry 4.0- An Empirical Analysis of Technologies and Applications in Production Logistics, Christoph Jan Bartodziej, Springer Gabler, 2017 ISBN 978-3-6581-6502-4.

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks

			21,	Courge of Engineering	•		
				SEMESTER : II			
ADVANCED MATERIALS (Global Elective-G07)							
Course C		:	18ME2G07		CIE Marks	:	100
Credits I	L: T: P	:	3:0:0		SEE Marks	:	100
Hours		:	39L		SEE Duration	:	3 Hrs
				Unit – I			07 Hrs
				ials: Classification of m			red in Engineering
materials	, Criteria of	se	lection of mater	ials. Requirements / nee	ds of advance mate	rials.	
				Unit – II			08 Hrs
application and appli	ons. Plastics cations. Adl	: T	Thermosetting ar	on of n on metallic mand Thermoplastics, Appland applications. Option applications.	lications and proper	ties.	
			-	Unit – III			08 Hrs
High Str	ength Mate	eri	als: Methods of	strengthening of alloys,	Materials available	for h	nigh strength
application	ons, Properti	ies	required for hig	gh strength materials, Ap	plications of high s	treng	th materials
				Unit – IV			08 Hrs
Propertie Requirem	s required for the nents of ma	or ate	rials for high t	e applications, Material emperature applications igh temperature materia	s, Materials availa		
				Unit –V			08 Hrs
				anomaterials including opplications of nanomater		nd na	nocomposites,
	Outcomes ing through	ı tl	his course the s	tudent will be able to:			
CO1	Describe me	eta	llic and non met	tallic materials			
CO2 E	Explain prep	ar	ation of high str	ength Materials			
				nt types of advanced eng			
	• •	ble	em and find app	ropriate solution for use	of materials.		
Reference	ce Books						
		•	gineering of Mar SBN-13-978-053	terials, Donald R. Askel 34553968	and, and Pradeep P	. Fula	y, 5th Edition,
				, 1999th Editionmm Spr	ringer, 1999 ISBN-	13: 9′	78-0387983349
			nd Metallurgy, l ISBN NO: 81 86	Dr. VD Kodgire and Dr. 5314 00 8	S V Kodgire, 42nd	Edit	ion 2018, Everest
4 5		_				-	

Processing and Fabrication of Advanced Materials, N Bhatnagar, T S Srivatsan,

International, ISBN: 978819077702

2008, IK

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks

SEMESTER : II							
COMPOSITE MATERIALS SCIENCE AND ENGINEERING							
			(Global Elective-08	3)			
Course Code	:	18CHY2G08		CIE Marks	:	100	
Credits L:T:P	:	3:0:0		SEE Marks	:	100	
Hours	:	39L		SEE Duration	:	3 Hrs	
Unit-I 08 Hrs							

### **Introduction to composite materials**

Fundamentals of composites – need for composites – Enhancement of properties – Classification based on matrix- Polymer matrix composites (PMC), Metal matrix composites (MMC), Ceramic matrix composites (CMC) – Constituents of composites, Interfaces and Interphases, Distribution of constituents, Types of Reinforcements, Particle reinforced

composites, Fibre reinforced composites. Fiber production techniques for glass, carbon and ceramic fibers Applications of various types of composites.

Unit – II	08 Hrs
-----------	--------

### Polymer matrix composites (PMC)

Polymer resins – Thermosetting resins, Thermoplastic resins & Elastomers,

Reinforcement fibres-Types, Rovings, Woven fabrics. PMC processes – Hand Layup Processes, Spray up processes – Compression Moulding – Injection Moulding – Resin Transfer Moulding – Pultrusion – Filament winding – Injection moulding. Glass fibre and carbon fibre reinforced composites (GFRP & CFRP). Laminates- Balanced Laminates, Symmetric Laminates, Angle Ply Laminates, Cross Ply Laminates. Mechanical Testing of PMC- Tensile Strength, Flexural Strength, ILSS, Impact Strength- As per ASTM Standard. Applications of PMC in aerospace, automotive industries.

Unit -III 08 Hrs

### Ceramic matrix composites and special composites

Engineering ceramic materials – properties – advantages – limitations – monolithic ceramics

need for CMC - ceramic matrix - various types of ceramic matrix composites- oxide ceramics - non oxide ceramics - Aluminium oxide - silicon nitride - reinforcements - particles- fibres- whiskers. Sintering - Hot pressing - Cold Isostatic Pressing (CIPing) - Hot isostatic pressing (HIPing). Applications of CMC in aerospace, automotive industries- Carbon /carbon composites - advantages of carbon matrix - limitations of carbon matrix carbon fibre - chemical vapour deposition of carbon on carbon fibre perform. Sol-gel technique- Processing of Ceramic Matrix composites.

Unit –IV 07 Hrs

### **Metal matrix composites**

Characteristics of MMC, various types of metal matrix composites alloy vs. MMC, advantages of MMC, limitations of MMC, Reinforcements – particles – fibres. Effect of reinforcement – volume fraction – rule of mixtures. Processing of MMC – powder metallurgy process – diffusion bonding – stir casting – squeeze casting, a spray process,

Liquid infiltration In-situ reactions-Interface-measurement of interface properties- applications of MMC in aerospace, automotive industries.

Unit –V 08 Hrs

### Polymer nano composites

Introduction and Significance of polymer Nano composites. Intercalated And Exfoliated Nanocomposites. Classification of Nano fillers- nanolayers, nanotubes, nanoparticles. Preparation of Polymer Nano composites by Solution, In-situ Polymerization and melt mixing techniques. Characterization Of polymer nanocomposites- XRD, TEM, SEM and AFM. Mechanical and Rheological properties of Polymer Nano composites. Gas barrier,

Chemi	Chemical-Resistance, Thermal and Flame retardant properties of polymer nanocomposites.							
Optica	l properties and Biodegradability studies of Polymer nanocomposites, Applications of polymer nano-							
compo	composites.							
Cours	e Outcomes							
After	completing the course, the students will be able to:							
CO1	Understand the purpose and the ways to develop new materials upon proper combination of known							
	materials.							
CO2	Identify the basic constituents of a composite materials and list the choice of materials available							
CO3	Will be capable of comparing/evaluating the relative merits of using alternatives for important							
	engineering and other applications.							
CO4	Get insight to the possibility of replacing the existing macro materials with nano-materials							
Refere	ence Books							
1	Composite Materials Science and Engineering, Krishan K Chawla, 3 <sup>rd</sup> Edition							
1	Springer-verlag Gmbh,2012, ISBN: 978-0387743646							
2	The Science and Engineering of Materials, K Balani, Donald R Askeland, 6th Edition-Cengage,							
2	Publishers, 2013, ISBN: 13: 978-8131516416							
3	Polymer Science and Technology, Joel R Fried, 2 <sup>nd</sup> Edition, Prentice Hall, 2014, ISBN: 13: 978-							
3	0137039555							
4	Nanomaterials and nanocomposites, Rajendra Kumar Goyal, 2 <sup>nd</sup> Edition, CRC Press-							
4	Taylor & Francis, 2010, ISBN: 10-9781498761666, 1498761666							

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks

SEMESTER : II								
	PHYSICS OF MATERIALS							
			(Global Elective-09)					
Course Code	:	18PHY2G09	CIE Ma	rks :	100			
Credits L: T: P	:	3:0:0	SEE Ma	rks :	100			
Hours	:	39L	SEE Du	ration :	3 Hrs			
Unit – I								

### **Crystal Structure**

Discussion of lattice and lattice parameters, seven crystals systems, crystal planes, Miller indices, Interplanar distance, Packing fraction, Structure of different crystals-NaCl and Diamond, Bragg's law, Powder method, Bragg's spectrometer, Qualitative Analysis of Crystal structure using XRD,

Reciprocal lattice, Crystal defects-Point, Line, Planar and Volume defects.

Unit – II 08 Hrs

### **Dielectric Materials**

Basic concepts, Langevin's Theory of Polarisation, Types of Polarisation, Dipolar relaxation, Frequency Dependence of total polarization (polarizability as a function of frequency), Qualitative discussion of Internal Field and Claussius Mossotti, Dielectric loss spectrum, Dielectric strength, Dielectric Breakdown, Breakdown mechanisms in solid dielectrics, Applications of Solid Insulating materials in capacitors and Liquid insulating materials in Transformers, Dielectric Heating, Piezoelectricity, Direct and Inverse Piezoelectric effect,

Coupling factor, spontaneous polarization, Piezolelectricty in Quartz, Various piezoelectric materials- PZT, PVDF, Ferroelectricity, Barium titanate, Poling in Ceramics.

Unit – III 08 Hrs

### **Magnetic Materials**

Review of Dia, Para and Ferromagnetic materials, Weiss theory of Ferromagnetism, Hysteresis effect, Magnetostriction, Anti-ferromagnetism, Ferrimagnetsim, Soft and Hard magnetic materials, examples and applications in Transformer cores and Magnetic storage devices, Superconductors, properties, Types of Superconductors, BCS theory, High Temperature Superconductors, Applications in Cryotron and SOUID.

Unit – IV 07 Hrs

### **Semiconducting Materials**

Semiconductors-Direct and Indirect band gap semiconductors, Importance of Quantum confinement-quantum wires and dots, size dependent properties, Top down approach, Fabrication process by Milling and Lithography, Bottom up approach, fabrication process by vapour phase expansion and vapor phase condensation, Polymer semi-conductors-Photo conductive polymers, Applications.

Unit -V 08 Hrs

### **Novel Materials**

Smart materials-shape memory alloys, Austenite and Martensite phase, Effect of temperature and mechanical load on phase transformation, Pseudoeleasticity, Transformation hysteresis, Superelasticity, Characterization technique-Differntial Scanning calorimetry, Preparation technique-spin coating, Nitinol, CuAlNi alloy and applications.

Biomaterials-Metallic, ceramic and polymer biomaterials, Titanium and Titanium alloys, Carbon nanotubes, Graphene-Properties and Applications.

### **Course Outcomes**

### After going through this course the student will be able to:

CO1	Apply the principles of Physics in Engineering.
CO2	Apply the knowledge of Physics for material analysis.
CO3	Identify and Analyze Engineering Problems to achieve practical solutions.
CO4	Develop solutions for Problems associated with Technologies.

### Reference Books

1. Solid State Physics, S O Pillai, 6<sup>th</sup> Edition, New Age International Publishers, ISBN 10-8122436978.

2	2.	Introduction to Solid State Physics, C.Kittel, 7 <sup>th</sup> Edition, 2003, John Wiley & Sons, ISBN 9971-51-780
3	3.	Engineering Physics, Dr.M N Avadhanulu, Dr. P G Kshirsagar, S Chand Publishing, Reprint 2015.
4	4.	The Science and Engineering of Materials, Askeland, Fulay, Wright, Balanai, 6 <sup>th</sup> Edition, Cengage Learning, ISBN-13:978-0-495-66802-2.

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks

### **SEMESTER: II** ADVANCED STATISTICAL METHODS (Global Elective-G10) **Course Code CIE Marks** 100 18MAT2G10 Credits L: T: P 3:0:0 SEE Marks 100 Hours 39L **SEE Duration** : 3 Hrs Unit – I 07 Hrs Sampling Techniques: Concepts of random sampling from finite and infinite populations, Simple random sampling (with replacement and without replacement), Sampling distribution of proportions, Expectation and standard error of sample mean and proportion, Sampling distributions of differences and sums. Unit – II 08 Hrs Estimation: Point estimation, Estimator and estimate, Criteria for good estimates unbiasedness, consistency, efficiency and sufficiency. Method of moment's estimation and maximum likelihood estimation, Confidence intervals-population mean (large sample). Unit - III Tests of Hypothesis: Principles of Statistical Inference, Formulation of the problems with examples. Simple and composite hypotheses. Null and alternative hypotheses. Tests - type I and type II error, Testing of mean and variance of normal population (one sample and two samples), Exact and asymptotic tests of proportions. Chi squared test for goodness of fit (Relevant case studies). Unit – IV 07 Hrs Linear Statistical Models: Definition of linear model and types, One way ANOVA and two way ANOVA models-one observation per cell, multiple but equal number of observation per cell (Relevant case studies). Unit –V 09 Hrs Linear Regression: Simple linear regression, Estimation of parameters, Properties of least square estimators, Estimation of error variance, Multivariate data, Multiple linear regressions, Multiple and partial correlation, Autocorrelation-introduction and plausibility of serial dependence, sources of autocorrelation. Durbin-Watson test for auto correlated variables. **Course Outcomes** After going through this course the student will be able to: Identify and interpret the fundamental concepts of sampling techniques, estimates and types, CO<sub>1</sub> hypothesis, linear statistical models and linear regression arising in various fields engineering. Apply the knowledge and skills of simple random sampling, estimation, null and alternative CO<sub>2</sub> hypotheses, errors, one way ANOVA, linear and multiple linear regressions. Analyse the physical problem to establish statistical/mathematical model and use appropriate **CO3** statistical methods to solve and optimize the solution. **CO4** Distinguish the overall mathematical knowledge gained to demonstrate the problems of sampling techniques, estimation, tests of hypothesis, regression and statistical model arising in many practical situations. **Reference Books** Fundamentals of Statistics (Vol. I and Vol. II), A. M. Goon, M. K. Gupta and B. Dasgupta, 3<sup>rd</sup> Edition, 1968, World Press Private Limited, ISBN-13: 978-8187567806. 2. Applied Statistics and Probability for Engineers, Douglas C. Montgomery and George C. Runger, 6<sup>th</sup> Edition, John Wiley & Sons, 2014, ISBN:13 9781118539712, ISBN (BRV):9781118645062. Fundamentals of Mathematical Statistic-A Modern Approach, S.C. Gupta and V.K. Kapoor, 10<sup>th</sup> 3. Edition, 2000, S Chand Publications, ISBN: 81-7014-791-3.

Regression Analysis: Concepts and Applications, F. A. Graybill and H. K. Iyer, Belmont, Calif,

1994, Duxbury Press, ISBN-13: 978-0534198695.

4.

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks

### Scheme of Semester End Examination (SEE) for 100 marks

# SYLLABUS FOR SEMESTER III & IV

### **SEMESTER: III** SYNTHESIS AND OPTIMIZATION OF DIGITAL CIRCUITS (Theory) **Course Code 18MVE31 CIE Marks** 100 : Credit L:T:P 100 4:1:0 **SEE Marks** Hours 52L+26T **SEE Duration** 03 Hrs Unit-I 11 Hrs

**Introduction**: Microelectronics, semiconductor technologies and circuit taxonomy, Microelectronic design styles, computer aided synthesis and optimization.

**Graphs**: Notation, undirected graphs, directed graphs, combinatorial optimization, Algorithms, tractable and intractable problems, algorithms for linear and integer programs, graph optimization problems and algorithms, Boolean algebra and Applications.

Unit – II 11 Hrs

**Schedule Algorithms:** A model for scheduling problems, Scheduling wither source and without resource constraints, Scheduling algorithms for extended sequencing models, Scheduling Pipe lined circuits.

**Hardware Modelling**: Hardware Modelling Languages, distinctive features, structural hardware language, Behavioural hardware language, HDLs used in synthesis, abstract models, structures logic networks, state diagrams, dataflow and sequencing graphs, compilation and optimization techniques.

Unit –III 10 Hrs

**Two Level Combinational Logic Optimization**: Logic optimization, principles, operation on two level logic covers, algorithms for logic minimization, symbolic minimization and encoding property, minimization of Boolean relations.

Unit –IV 10 Hrs

**Multiple Level Combinational Optimizations**: Models and transformations for combinational networks, algebraic model, Synthesis of testable network, algorithm for delay evaluation and optimization, rule based system for logic optimization.

Unit –V 10 Hrs

**Sequential Circuit Optimization**: Sequential circuit optimization using state based models, sequential circuit optimization using network models.

**Cell Library Binding**: Problem formulation and analysis, algorithms for library binding, specific problems and algorithms for library binding (lookup table FPGAs and Anti fuse based FPGAs), rule based library binding.

### **Course Outcomes**

### After completing the course, the students will be able to:

- CO1: Understand and apply the various algorithms and graphs to synthesis and optimization of different digital circuit.
- CO2: Analyze the performance of standard algorithm used for synthesis and optimization of two level, multiple level and sequential logic circuits
- **CO3:** Demonstrate the improvement of optimization techniques used for digital circuits
- **CO4:** Develop an algorithm for synthesis and optimization

### **Reference Books**

- Synthesis and Optimization of Digital Circuits, Giovanni De Micheli, 2003, Tata McGraw-Hill, ISBN: 978-0-07-058278-1
- Logic Synthesis, Srinivas Devadas, Abhijit Ghosh, and Kurt Keutzer, 1994, McGraw-Hill, USA, ISBN: 978-0-07-016500-7
- Finite State Machine Datapath Design, Optimization, and Implementation, <u>Justin Davis</u>, <u>Robert Reese</u>, 1<sup>st</sup> edition, 2007, Morgan & Claypool Publishers, ISBN-13: 978-1598295290
- Principles of CMOS VLSI Design: A System Perspective, Neil Weste and K. Eshragian, 2<sup>nd</sup> Edition, 2000, Pearson Education (Asia) Pvt Ltd., ISBN: 978-0-20-153376-7

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks.

### Scheme of Semester End Examination (SEE) for 100 marks:

SEMESTER: III								
INTERNSHIP								
<b>Course Code</b>	:	18MVE32	CIE Marks	:	100			
Credit L:T:P	:	0:0:5	SEE Marks	:	100			
Hours/week	:	10	SEE Duration	:	3 Hrs			
		C	LIDELINES					

- 1) The duration of the internship shall be for a period of 8 weeks on full time basis after II semester final exams and before the commencement of III semester.
- 2) The student must submit letters from the industry clearly specifying his / her name and the duration of the internship on the company letter head with authorized signature.
- 3) Internship must be related to the field of specialization of the respective PG programme in which the student has enrolled.
- 4) Students undergoing internship training are advised to report their progress and submit periodic progress reports to their respective guides.
- 5) Students have to present the internship activities carried out to the departmental committee and only upon approval by the committee, the student can proceed to prepare and submit the hard copy of the final internship report. However, interim or periodic reports as required by the industry / organization can be submitted as per the format acceptable to the respective industry /organizations.
- 6) The reports shall be printed on A4 size with 1.5 spacing and Times New Roman with font size 12, outer cover of the report (wrapper) has to be Ivory color for PG circuit Programs and Light Blue for Non-Circuit Programs.
- 7) The broad format of the internship final report shall be as follows
  - Cover Page
  - Certificate from College
  - Certificate from Industry / Organization
  - Acknowledgement
  - Synopsis
  - Table of Contents
  - Chapter 1 Profile of the Organization: Organizational structure, Products, Services, Business Partners, Financials, Manpower, Societal Concerns, Professional Practices,
  - Chapter 2 Activities of the Department
  - Chapter 3 Tasks Performed: summaries the tasks performed during 8-week period
  - Chapter 4 Reflections: Highlight specific technical and soft skills that you acquired during internship
  - References & Annexure

### **Course Outcomes:**

After going through the internship the student will be able to:

CO1: Apply engineering and management principles

CO2: Analyze real-time problems and suggest alternate solutions

CO3: Communicate effectively and work in teams

CO4: Imbibe the practice of professional ethics and need for lifelong learning.

### **Scheme of Continuous Internal Evaluation (CIE):**

The evaluation committee shall consist of Guide, Professor/Associate Professor and Assistant Professor. The committee shall assess the presentation and the progress reports in two reviews.

The evaluation criteria shall be as per the rubrics given below:

Reviews	Activity	Weightage
Review-I	Explanation of the application of engineering knowledge in industries, ability to comprehend the functioning of the organization/ departments,	45%
Review-II	Importance of resource management, environment and sustainability	
	presentation skills and report writing	55%

### **Scheme for Semester End Evaluation (SEE):**

The SEE examination shall be conducted by an external examiner (domain expert) and an internal examiner. Evaluation shall be done in batches, not exceeding 6 students per batch.

SEMESTER: III									
MAJOR PROJECT: PHASE-I									
Course Code	Course Code : 18MVE33 CIE Marks : 100								
Credit L:T:P	:	0:0:5		SEE Marks	:	100			
Hours/week	Hours/week : 10 SEE Duration : 3 Hrs								

# GUIDELINES

- 1. The Major Project work comprises of Phase-I and Phase-II. Phase-I is to be carried out in third semester and Phase-II in fourth semester.
- 2. The total duration of the Major project Phase-I shall be for 16 weeks.
- 3. Major project shall be carried out on individual student basis in his/her respective PG programme specialization. Interdisciplinary projects are also considered.
- 4. The allocation of the guides shall be preferably in accordance with the expertise of the faculty.
- 5. The project may be carried out on-campus/industry/organization with prior approval from Internal Guide, Associate Dean and Head of the Department.
- 6. Students have to complete Major Project Phase-I before starting Major Project Phase-II.
- 7. The reports shall be printed on A4 size with 1.5 spacing and Times New Roman with font size 12, outer cover of the report (wrapper) has to be Ivory color for PG circuit Programs and Light Blue for Non-Circuit Programs.

### **Course Outcomes:**

### After going through this course the students will be able to:

- CO1: Conceptualize, design and implement solutions for specific problems.
- CO2: Communicate the solutions through presentations and technical reports.
- CO3: Apply project and resource managements skills, professional ethics, societal concerns
- CO4: Synthesize self-learning, sustainable solutions and demonstrate life-long learning

### **Scheme of Continuous Internal Examination (CIE)**

Evaluation shall be carried out in two reviews. The evaluation committee shall consist of Guide, Professor/Associate Professor and Assistant Professor.

The evaluation criteria shall be as per the rubrics given below:

Reviews	Activity	Weightage
Review-I	Selection of the topic, Literature Survey, Problem Formulation and Objectives	45%
Review-II	Methodology and Report writing	55%

### **Scheme for Semester End Evaluation (SEE):**

Major Phase-I evaluation shall be done by an external examiner (domain expert) and respective guide as per the schedule. Maximum of four candidates per batch shall be allowed to take examination. The batches are to be formed based on specific domain of work.

### **SEMESTER: III** RADIO FREQUENCY IC DESIGN (Professional Elective- E1) **18MVE3E1 CIE Marks** 100 **Course Code** Credit L:T:P : 4:0:0 **SEE Marks** 100 Hours : **52L SEE Duration** 03 Hrs

Unit-I 10 Hrs

**Basic concepts in RF design -** Nonlinearity and Time Variance, Effects of nonlinearity – harmonic distortion, gain compression, desensitization, cross modulation, intermodulation, cascaded nonlinear stages – level diagram. Noise in RF circuits – Noise figure, Noise figure of cascaded and lossy circuits, Sensitivity and dynamic range.

Unit – II 10 Hrs

**RF Systems Design -** Receiver architectures - Heterodyne - dual IF topology, Homodyne - simple homodyne and homodyne with quadrature down conversion, Image Reject - Hartley architecture, Transmitter architectures - Direct conversion and two-step transmitters.

Unit –III 11 Hrs

### **RF** Circuits Design (MOSFET circuits only)

**Low noise Amplifier -** Performance parameters, Problem of Input matching, LNA topologies – Variants of common source only, design examples.

**Mixer -** Mixer fundamentals, Performance parameters, Nonlinear systems as linear mixers, two port example –square law mixers, multiplier based mixers – Single balanced and double balanced (active and passive) - working and implementation, (MOSFET circuits only).

Unit –IV 11 Hrs

**Oscillator -** Performance parameters, Feedback view and one port view of oscillators, Cross coupled oscillator, VCO characteristics, Phase noise – basic concepts and effects of phase noise (no analysis).

**Phase Locked Loop Design -** Type-II PLL: design equations, phase margin, and closed-loop PLL response, Design methodology for a Type-II 3<sup>rd</sup> –order PLL, charge pump design issues, Charge Pump design techniques: charge-injection, clock feed-through.

Unit –V 10 Hrs

**Frequency Synthesizers:** General considerations, Basic Integer N synthesizer, settling behaviour, spur reduction techniques, PLL based modulation, Divider design – Pulse swallow divider, dual modulus divider, divider logic styles – current steering, CML latch, true single phase clocking. Fractional N synthesizers- basic concepts only.

### **Course Outcomes**

### After completing the course, the students will be able to:

- CO1: Apply the knowledge of RF circuits & systems in IC design
- CO2: Analyze CMOS circuits and its impact on Radio frequency IC design.
- CO3: Design and implement RF transceiver chain with specification.
- CO4: Evaluate the different performance parameters used in RF design using CAD tools.

# Reference Books 1 RF Microelectronics, Behzad Razavi, 2<sup>nd</sup> Edition, 2012, Pearson Education, ISBN: 978-9-33-251863-6 2 Radio Frequency Integrated Circuits Design, John Rogers ,Calvin Plett, 2003, Artech House, ISBN: 978-1-58-053502-1 3 The Design of CMOS Radio Frequency Integrated Circuits, Thomas H Lee , 2<sup>nd</sup> Edition, 2004, Cambridge University Press, ISBN: 978-0-52-183539-8 4 VLSI for Wireless Communications, Bosco Leung, 2004, Pearson Education, ISBN: 978-1-48-997377-1

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks.

### Scheme of Semester End Examination (SEE) for 100 marks:

SEMESTER: III								
	ARM PROGRAMMING AND OPTIMIZATION							
		(Pro	fessional Elective- E	(2)				
<b>Course Code</b>	:	18MVE3E2		CIE Marks	:	100		
Credit L:T:P	Credit L:T:P : 4:0:0 SEE Marks : 100							
Hours	Hours : 52L SEE Duration : 03 Hrs							
	Unit.I 11 Hrs							

Introduction, Data Path Architecture, Registers, Modes, Exceptions

### **Programming** in C for ARM

Overview of C Compilers and optimization, basic C data types, C looping structures, register allocation, function calls, pointer aliasing, structure arrangement, bit fields, unaligned Data and Endianess, division, floating point, inline functions and inline assembly, portability issues.

Unit – II 11 Hrs

### Writing and Optimizing ARM Assembly Code

Writing assembly code, profiling and cycle counting, instruction scheduling, register allocation, conditional execution, looping constructs, Bit manipulation, efficient switches. Handling unaligned data.

Unit –III 10 Hrs

### **Digital Signal Processing on ARM**

Representing a digital signal, Introduction to DSP on the ARM, FIR filters: Realization of filters on ARM7 and Cortex M3, IIR Filters: Realization of filters on ARM7 and Cortex M3, CMSIS DSP Library.

Unit –IV 10 Hrs

**Firmware:** Firmware and Boot loader

Embedded Operating Systems: Fundamental Components, Simple Operating System.

Unit –V 10 Hrs

### **Memory Protection Unit**

Over view of the MPU's, MPU registers, setting up the MPU, Memory barrier and memory configuration, Using sub-region disable, Consideration when using MPU, Other usages of MPU.

### **Course Outcomes**

After completing the course, the students will be able to:

- CO1: Describe the programmer's model of ARM processor and analyse the instruction set architecture to realize complex operations.
- CO2: Apply the optimization methods available for ARM architectures to design embedded software to meet given constraints with the help of modern engineering tools.
- CO3: Realize real time signal processing applications & primitive OS operations on different ARM architectures by making use of software libraries.
- CO4: Engage in self-study to formulate, design, implement, analyze and demonstrate an application realized on ARM development boards through assignments.

	approvided realized out that the vereprised course among the assignments.							
Refer	Reference Books							
1	ARM System Developers Guide, Andrew N Sloss, Dominic Symes, Chris Wright, 2008,							
_	Elsevier, Morgan Kaufman publishers, ISBN-13:9788181476463							
2	The definitive Guide to the ARM Cortex- M3 & M4 Processors, Joseph Yiu, 3 <sup>rd</sup> Edition,							
	2014, Newnes (Elsevier), ISBN: 978-93-5107-175-4							
2	ARM System on Chip Architecture, Steve Furber, 2 <sup>nd</sup> Edition, 2001, Pearson Education							
3	Limited, ISBN-13:9780201675191							
4	Technical reference manual for ARM processor cores, including Cortex M series, ARM 11,							
4	ARM 9 & ARM 7 processor families.							

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (O+T+A) is 20+50+30=100 Marks.

### Scheme of Semester End Examination (SEE) for 100 marks:

SEMESTER : III								
	STATIC TIMING ANALYSIS							
	(Professional Elective-E3)							
<b>Course Code</b>	:	<b>18MVE3E3</b>		CIE Marks	:	100		
Credit L:T:P	Credit L:T:P : 4:0:0 SEE Marks : 100					100		
Hours	Hours : 52L SEE Duration : 03 Hrs							
	Unit.I 11 Hrs							

**Introduction:** Basics of timing concepts- Propagation delay, slew, timing arcs, min and max timing paths, clock domains.

**Delay Concepts for Digital Designing:** Types of Delays in Digital Circuits, Different Cause for Delay **Timing parameters of digital circuits:** Timing Parameters for Combinational Logic Gates, Timing Parameters for Sequential Circuits, Concept of Delay Path in a Design, Clock Concepts

**The STA Environment**- timing path groups, modeling of external attributes, virtual clocks, refining the timing analysis, point-to-point specification

Unit – II 10 Hrs

**Resources for Static Timing Analysis Flow:** Libraries, Netlist, Parasitics for Delay Calculation: Device Parasitics, Interconnects, Parasitic Extraction Formats, linear v/s. non-linear delay model. **Clock Network Optimization**: Metrics, clock skew-scheduling, handling variability.

Parallel Timing Optimization: Circuit partitioning for independent timing regions.

Post-Silicon Timing Validation: Introduction, sources of post-silicon timing failure, post-silicon tuning

Unit –III 10 Hrs

Concepts of Noise and Crosstalk for static timing Analysis: Coupling Capacitance Concept, Type of Crosstalk Noise or Glitch, Types of Crosstalk Delta Delay, Noise Libraries, Crosstalk Effect on Timing Analysis, Strategy of Crosstalk on Nanometre Design: Cause for Crosstalk on Integrated Circuits, Crosstalk Prevention Methods

Unit –IV 10 Hrs

**Constraints for STA:** Clock Constraints, Other Timing Constraints, 5.2.2 External Delays of DUA, Timing Exceptions: Multicycle Path, False Path, Clock Grouping, Case Analysis, Disable Timing, Path with Derate

Unit –V 11 Hrs

**Timing Violations and Verification:** Slack, Critical Path of Timing Report, Setup Violation, Hold Violation, Multicycle Path, Half Cycle Path, Timing Checks for Asynchronous Timing Paths, Recovery and Removal Violation Check, Input/Output Timing Path Checks ,DRC Violation Check, Multi Speed Clock Domain, Crosstalk Checks, Techniques to Fix Timing Violation: Techniques to Fix Setup Violations, Techniques to Fix Hold Violations, Time borrowing.

### **Course Outcomes**

### After completing the course, the students will be able to:

- CO1: Ability to apply the learnt basic concepts of STA to evaluate the delay of the circuits and analyze the generated report to identify critical issues and bottleneck for the violation and suggest the techniques to make the design to meet timing.
- CO2: Ability to write their own constraint file and create the environment required for the given design and its specification to undergo for analysis using the EDA tool.
- CO3: Ability to set constraints, Validate the results and analyze the reports
- CO4: Ability to understand the journal research papers related to Timing analysis techniques and able to present the knowledge of new techniques for the given design.

### **Reference Books**

- Static Timing Analysis for Nanometer Designs: A Practical Approach, J. Bhasker, R. Chadha, 2009, Springer, ISBN: 978-0-387-93819-6, 978-0-387-93820-2(e-book).
  - 2 Static Timing Analysis for VLSI circuits, R. Jayagowri, Pushpendra S. Yadav, 2018,

	MEDTECH, A Division of Scientific International , ISBN: 978-9-38-721006-6.
	Timing Analysis and Optimization of Sequential Circuits, Naresh Maheshwari and Sachin S.
3	Sapatnekar, 1999, Springer Science + Business Media, LLC, Library of Congress Cataloging-in-
	Publication Data, ISBN:978-1-4613-7579-1, 978-1-4615-5637-4 (eBook).
	Constraining Designs for Synthesis and Timing Analysis - A Practical Guide to Synopsys
1	Design Constraints (SDC), Sridhar Gangadharan and Sanjay Churiwala, Springer Science +
4	Business Media, LLC, Library of Congress Cataloging-in-Publication Data, 2013, ISBN:978-1-
	4614-3268-5, 978-1-4614-3269-2 (eBook).

### Scheme of Continuous Internal Evaluation (CIE); Theory (100 Marks)

CIE is executed by way of Quizzes (Q), Tests (T) and Assignments (A). A minimum of two quizzes are conducted and each quiz is evaluated for 10 marks adding up to 20 marks. Faculty may adopt innovative methods for conducting quizzes effectively. Three tests are conducted for 50 marks each and the sum of the marks scored from three tests is reduced to 50 marks. A minimum of two assignments are given with a combination of two components among 1) Solving innovative problems 2) Seminar/new developments in the related course 3) Laboratory/field work 4) Minor project.

Total CIE (Q+T+A) is 20+50+30=100 Marks.

### **Scheme of Semester End Examination (SEE) for 100 marks:**

SEMESTER : IV							
MAJOR PROJECT : PHASE-I							
<b>Course Code</b>	:	18MVE41	CIE Marks	:	100		
Credit L:T:P	:	0:0:20	SEE Marks	:	100		
Hours/Week	:	40	SEE Duration	:	3 Hrs		
		CUID	ELINES				

- 1. Major Project Phase-II is continuation of Phase-I.
- 2. The duration of the Phase-II shall be of 16 weeks.
- 3. The student needs to complete the project work in terms of methodology, algorithm development, experimentation, testing and analysis of results.
- 4. It is mandatory for the student to present/publish the work in National/International conferences or Journals
- 5. The reports shall be printed on A4 size with 1.5 spacing and Times New Roman with font size 12, outer cover of the report (wrapper) has to be Ivory color for PG circuit Programs and Light Blue for Non-Circuit Programs.

### **Course Outcomes**

### After going through this course the students will be able to:

- **CO1:** Conceptualize, design and implement solutions for specific problems.
- **CO2:** Communicate the solutions through presentations and technical reports.
- **CO3:** Apply project and resource managements skills, professional ethics, societal concerns
- **CO4:** Synthesize self-learning, sustainable solutions and demonstrate life-long learning

### **Scheme of Continuous Internal Examination (CIE)**

Evaluation shall be carried out in three reviews. The evaluation committee shall consist of Guide, Professor/Associate Professor and Assistant Professor.

The evaluation criteria shall be as per the rubrics given below:

Reviews	Activity	Weightage		
Review-I	Review and refinement of Objectives, Methodology and Implementation	20%		
Review-II	Design, Implementation and Testing	40%		
Review-III	Experimental Result & Analysis, Conclusions and Future Scope of Work,	40%		
	Report Writing and Paper Publication	40%		

### **Scheme for Semester End Evaluation (SEE):**

Major Project Phase-II SEE shall be conducted in two stages. This is initiated after fulfilment of submission of project report and CIE marks.

### **Stage-1 Report Evaluation**

Evaluation of Project Report shall be done by guide and an external examiner.

### **Stage-2 Project Viva-voce**

Major Project Viva-voce examination is conducted after receipt of evaluation reports from guide and external examiner.

Both Stage-1 and Stage-2 evaluations shall be completed as per the evaluation formats.

### SEE procedure is as follows:

	Internal Guide	External Examiner	TOTAL		
<b>SEE Report Evaluation</b>	100 marks	100 marks		200 marks	
			(A)	(200/2) = 100  marks	

Viva-Voce	Jointly	evaluated	by	Internal	Guide	&	(B)	100 marks
	Externa	l Evaluator						
					Total Marks		<b>Iarks</b>	[(A)+(B)]/2 = 100

SEMESTER : IV TECHNICAL SEMINAR							
Credit L:T:P	:	0:0:2	SEE Marks		50		
				:			
Hours/Week	:	4	SEE Duration	:	30 Mins		

### **GUIDELINES**

- 1. The presentation shall be done by individual students.
- 2. The seminar topic shall be in the thrust areas of respective PG programme.
- 3. The seminar topic could be complementary to the major project work
- 4. The student shall bring out the technological developments with sustainability and societal relevance.
- 5. Each student must submit both hard and soft copies of the presentation along with the report.
- 6. The reports shall be printed on A4 size with 1.5 spacing and Times New Roman with font size 12, outer cover of the report (wrapper) has to be Ivory color for PG circuit Programs and Light Blue for Non-Circuit Programs.

### **Course Outcomes**

### After going through this course the student will be able to:

CO1: Identify topics that are relevant to the present context of the world

CO2: Perform survey and review relevant information to the field of study.

CO3: Enhance presentation skills and report writing skills.

CO4: Develop alternative solutions which are sustainable

**Scheme of Continuous Internal Evaluation (CIE):** Evaluation shall be carried out in two reviews. The evaluation committee shall consist of Guide, Professor/Associate Professor and Assistant Professor.

The evaluation criteria shall be as per the rubrics given below:

Reviews	Activity	Weightage
Review-I	Selection of Topic, Review of literature, Technical Relevance, Sustainability and Societal Concerns, Presentation Skills	45%
Review-II	Technological Developments, Key Competitors, Report writing	55%

### **Scheme for Semester End Evaluation (SEE):**

The SEE examination shall be conducted by an external examiner and an internal examiner. Evaluation shall be done in batches, not exceeding 6 students per batch.