

पेटेंट कार्यालय
शासकीय जर्नल

**OFFICIAL JOURNAL
OF
THE PATENT OFFICE**

निर्गमन सं. 34/2017

ISSUE NO. 34/2017

शुक्रवार

FRIDAY

दिनांक: 25/08/2017

DATE: 25/08/2017

पेटेंट कार्यालय का एक प्रकाशन
PUBLICATION OF THE PATENT OFFICE

INTRODUCTION

In view of the recent amendment made in the Patents Act, 1970 by the Patents (Amendment) Act, 2005 effective from 01st January 2005, the Official Journal of The Patent Office is required to be published under the Statute. This Journal is being published on weekly basis on every Friday covering the various proceedings on Patents as required according to the provision of Section 145 of the Patents Act 1970. All the enquiries on this Official Journal and other information as required by the public should be addressed to the Controller General of Patents, Designs & Trade Marks. Suggestions and comments are requested from all quarters so that the content can be enriched.

(Om Prakash Gupta)
CONTROLLER GENERAL OF PATENTS, DESIGNS & TRADE MARKS

25th AUGUST, 2017

(12) PATENT APPLICATION PUBLICATION

(21) Application No.201641003122 A

(19) INDIA

(22) Date of filing of Application :28/01/2016

(43) Publication Date : 25/08/2017

(54) Title of the invention : SINGLE ENDED LOOP TOPOLOGY ESTIMATION USING CTDR AND FDR

(51) International classification	:G06F 19/00	(71)Name of Applicant :
(31) Priority Document No	:NA	1)R.V. College of Engineering
(32) Priority Date	:NA	Address of Applicant :Mysore Road, R. V. Vidyaniketan Post, Bangalore 560059. Karnataka India
(33) Name of priority country	:NA	(72)Name of Inventor :
(86) International Application No	:NA	1)Ravishankar S
Filing Date	:NA	2)Bharathi M
(87) International Publication No	: NA	
(61) Patent of Addition to Application Number	:NA	
Filing Date	:NA	
(62) Divisional to Application Number	:NA	
Filing Date	:NA	

(57) Abstract :

According to one aspect, a single ended hybrid system comprises a complementary time domain reflectometry (CTDR) block configured to estimate a initial topology a frequency domain reflectometry (FDR) block configured to measure a frequency domain reflectometry (FDR) signal for a actual loop topology and compute a FDR signal for the initial topology, a mean square error function block configured to calculate mean square error (MSE) between the FDR signals measured for the actual loop topology and computed for initial topology, a final topology predictor configured to estimate final loop topology. The final topology predictor compares the computed MSE with threshold value to estimate final loop topology. According to another aspect, the CTDR block is configured to send a probe signal, gather a echo signal for the probe signal, correlate the probe signal and the echo signal to obtain a peaks, find the peaks discontinuities, calculate a location of the peaks discontinuities to estimate the initial topology.

No. of Pages : 27 No. of Claims : 7